DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
1-VIA
Category:
DAC
200MSa/s 8-Bit DAC
1-VIA’s VSCOM4L400A8BITCALDAC IP is an 200MSa/s 8-bit Calibration DAC providing an output voltage with high linearity across a wi…
Overview
1-VIA’s VSCOM4L400A8BITCALDAC IP is an 200MSa/s 8-bit Calibration DAC providing an output voltage with high linearity across a wide range of input reference voltages implemented in TSMC12/16nm CMOS FinFET technology.
The calibration DAC architecture provides high Power Supply Rejection (PSR) and low noise making it suitable for mixed-signal and RF applications.
The calibration DAC architecture provides high Power Supply Rejection (PSR) and low noise making it suitable for mixed-signal and RF applications.
Key features
- TSMC: 12/16nm CMOS FinFET
- Resolution: 8-bit
- Sampling rate: 200MSa/s
- Power supplies: 0.9V
- Analog full-scale output: 900mVpp (scalable depending on reference voltages used)
- Input reference voltage: 900mV
- 3dB Output bandwidth: > 100MHz
- DNL: ± 0.5 LSB
- INL: ± 0.5 LSB
- SFDR: 36dBc
Block Diagram
VSCOM4L400A8BITCALDAC block diagram
Applications
- Artificial Intelligence (AI)
- Internet of Things (IoT)
- Medical
- Analogue-to-Digital Converter (ADC)
- RF ASICs
- Automotive
- Wireless
- Digital-to-Analog Converter (DAC)
- Mixed-signal ASICs
- SoCs
What’s Included?
- Datasheet
- Characterization report
- Layout view (GDSII)
- Abstract view (LEF)
- Behavioural model (VerilogA)
- Integration guidelines and support
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 16nm | 16nm 160 nm | — |
Specifications
Identity
Part Number
VSCOM4L400A8BITCALDAC
Vendor
1-VIA
Type
Silicon IP
Analog
Resolution bits
8 Bit
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
UK
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is 200MSa/s 8-Bit DAC?
200MSa/s 8-Bit DAC is a DAC IP core from 1-VIA listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.