DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Vendor:
Tetrivis
Category:
DAC
12-bit 40nm 1.1V 320MHz Digitally-Assisted Current DAC
The TRV201TSM40LP IP is a 1.1V low-power low-silicon-area 12-bit 320MHz Digitally-Assisted Current-DAC implemented in TSMC Low-Po…
Overview
The TRV201TSM40LP IP is a 1.1V low-power low-silicon-area 12-bit 320MHz Digitally-Assisted Current-DAC implemented in TSMC Low-Power 40nm CMOS process technology. Its 160MHz Nyquist bandwidth makes it especially suitable for use in carrier-aggregated wireless communication integrated circuit subsystems (LTE, WiFi, WiMAX etc).
Key features
- Programmable Full-Scale Output Current
- Scalable Power Consumption
- Configurable Randomiser Algorithms
- Return-to-Zero Mode
- Selectable Two's Complement or Offset-binary data input
- 65dB SNR
Block Diagram
TRV201TSM40LP block diagram
Benefits
- Low-power and low-area fully-featured 12-bit DAC with programmable full-scale output current and integrated signal processing and randomisation logic.
Applications
- DAC is suitable for embedding in ASIC and SoC subsystems for:
- LTE, WiFi, WiMAX and many more applications
What’s Included?
- Behavioural Models
- Timing Models
- GDSII Layout Database
- Netlist for LVS verification
- Usage and Integration Guidelines
- Databook
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 40nm | G | — |
Specifications
Identity
Part Number
TRV201TSM40LP
Vendor
Tetrivis
Type
Silicon IP
Analog
Resolution bits
12 Bit
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
United Kingdom
Learn more about DAC IP core
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
DAC: The View from Wall Street
DAC Panelists Discuss Emulation's Versatility & Various Use Models
Lauro Rizzatti, Verification Consultant
Frequently asked questions about DAC IP cores
What is 12-bit 40nm 1.1V 320MHz Digitally-Assisted Current DAC?
12-bit 40nm 1.1V 320MHz Digitally-Assisted Current DAC is a DAC IP core from Tetrivis listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.