FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
Recently, the SOI Consortium held its annual Silicon Valley Symposium. At one of the first sessions I attended, Dan Hutcheson of VLSI Research updated the work that he presented at the same event a couple of years ago. In 2016 he ran a survey across the industry on attitudes to FD-SOI. As he described it: I talked to a wide range; FinFET bigots, SOI bigots, shades in-between.
He ran the same survey again this year to see what had changed. He met with decision makers and influencers representing 51% of the IC market and 59% of the IP market, across a wide swath of product categories. About half of them were the same individuals as in 2016. See the pie chart at the top left of this post for a more detailed breakdown.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- FinFET vs FDSOI - Which is the Right One for Your Design?
- Altera vs Xilinx FinFET Update
- Finfet's Struggles Boost Simpler, Cheaper FD-SOI
- TSMC vs Intel vs Samsung FinFETs
Latest Blogs
- How Cache Coherency Simplifies AI Software
- Multiple neuromorphic chips, one grid, no new middleware
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects