SiFive 2nd Generation Intelligence Family Introduction
SiFive Co-Founder and Chief Architect, Krste Asanovic, introduces SiFive's latest RISC-V based AI accelerator IP designed to enable customers to build the next generation of edge AI acceleration into devices from the far edge to the cloud.
Related Semiconductor IP
- Multi-core capable 32-bit RISC-V CPU with vector extensions
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 8-stage dual issue, in-order, superscalar processor with dual vector processing units (1024-bit VLEN/512-bit DLEN)
- Multi-core capable RISC-V processor with vector extensions
- RISC-V Debug & Trace IP
Related Videos
- Checking Out The RISC V HiFive P550 from SiFive!
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
Latest Videos
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform