Intel Foundry Direct Connect: Mahesh Tirupattur Talks About Power
At Intel Foundry Direct Connect 2025, one of the topics of conversation was around backside power delivery. This raises the topic of power considerations more generally in the design of chips for high-performance computing and AI. We discuss some of those challenges and solutions in this interview with Mahesh Tirupattur, CEO of Analog Bits, one of the ecosystem partners of Intel Foundry.
Related Semiconductor IP
- PVT Sensor on INTEL 16
- 4-Phase LC PLL on INTEL 16
- 18-40MHz Crystal Oscillator on INTEL-16
- Sleep Management Subsystem
- Die-to-Die, AIB 2.0 PHY Ported to Intel 16, North/South (vertical) poly orientation
Related Videos
- CES 2025: Video Interview with Ceva's Amir Panush
- CES 2025: Video Interview with EdgeCortix’s CEO
- Embedded World 2025: Interview with Weebit Nano CEO Coby Hanoc
- Interview with Semidynamics at Embedded World 2025
Latest Videos
- Ask the Experts: Caliptra and Root of Trust for AI Infrastructure
- Cadence UCIe at 64 GT/s in Silicon: Why It Matters for Your Next Chiplet Design
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads