MeshKV: A Network-on-Chip KV Cache Fabric for Scalable Transformer Decoding Accelerators
Autoregressive transformer decoding is constrained by irregular key-value (KV) cache movement on tiled accelerators. Prior compression and DRAM-placement...
Trending topic
NoC Semiconductor IP News & Insights
Follow the latest news, technical articles, expert perspectives and ecosystem updates related to NoC and semiconductor IP design.
Latest updates
294 results about NoC
LLM Inference on IMC-NoC Architecture with Balanced Dataflow and Fine-Grained Parallelism
This article presents a hardware-software co-design framework that unifies distributed compute, memory, and communication into a seamless processing-communication...
Automatic Generation of a Network-on-Chip Interconnect
This post discusses the network-on-chip (NoC) approach and explains how Agnisys can help you generate NoCs automatically for your designs.
Last-Level Caches Matter Even More in the HBM Era
A decade ago, a high-end server processor might have accessed 50 to 100 GB/s of memory bandwidth. At the time, that seemed impressive. Today, AI...
The Missing Layer in AI Systems Design is Predictable, Scalable Data Movement
The article explores why predictable, scalable data movement is becoming a critical architectural requirement for AI systems as compute complexity...
HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA
Network-on-Chip (NoC) architectures have become the standard interconnect fabric for many-core systems, yet most proposals face a fundamental trade-off...
IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
Generate scalable NoC IPs with IDS-NoC™ for efficient data transfer, distributed routing, and high-performance SoC communication.
Avoid The Hidden Bottleneck Of Integration At Scale
This article examines how SoC integration has become a major bottleneck as designs scale in complexity, with growing numbers of IP blocks, registers,...
Arteris Announces Collaboration with IC-Link by imec to Accelerate Next-Gen AI and HPC Silicon
Arteris provides high-performance and energy-efficient, safe and secure silicon-proven network-on-chip (NoC) IP technology for AI ASIC with chiplet...
Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
Arteris FlexNoC selected for advanced infotainment and driver assistance applications, extending long-term collaboration between the companies.
Model your IPs and your NoCs
When chip design and verification teams start a new project, they recognize the need for models that capture the design at a high level of abstraction....
Achieving ASIL Compliance in Automotive AI Systems
Learn how automotive companies are approaching ASIL compliance for AI systems using safety islands, redundancy, and functional safety architectures.
About NoC in semiconductor IP
This topic page collects recent semiconductor IP updates, technical articles, expert perspectives and industry news related to NoC.
Use it to track relevant IP trends, ecosystem announcements, design technologies, standards, architectures and related IP categories inside Semi IP Hub.