Three ways of looking at a sigma-delta ADC device
By Vladyslav Kozlov, Dialog Semiconductor, a Renesas company
The growing availability of digital ICs like microcontrollers, microprocessors, and field-programmable gate arrays (FPGAs) allows developers to use complex digital processing techniques rather than analog signal conditioning. For this reason, analog-to-digital converters (ADCs) have become a widely-used component in mixed-signal circuits.
There are many types of ADCs: successive-approximation ADCs, sigma-delta (ΣΔ) ADCs, direct-conversion ADCs, capacitor charge/discharge-based ADCs, ADCs with voltage-to-frequency converters, and others. All these ADCs provide different accuracy characteristics, sampling rate limitations, and cost points.
This article outlines three major design considerations for selecting a ΣΔ ADC.
To read the full article, click here
Related Semiconductor IP
- Sigma-Delta ADC
- 10Bit 25MHz sigma-delta ADC for VT sensor on SMIC 40nm
- Rad-hard 17-bit 3-channel sigma-delta ADC at 3.2kS/s
- 180nm 13-bit Sigma-Delta ADC
- The GF40SLPV25_CODEC_04 integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.
Related Articles
- MIPI in next generation of AI IoT devices at the edge
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Inside HDR10: A technical exploration of High Dynamic Range
- A Survey on SoC Security Verification Methods at the Pre-silicon Stage
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow