Three ways of looking at a sigma-delta ADC device
By Vladyslav Kozlov, Dialog Semiconductor, a Renesas company
The growing availability of digital ICs like microcontrollers, microprocessors, and field-programmable gate arrays (FPGAs) allows developers to use complex digital processing techniques rather than analog signal conditioning. For this reason, analog-to-digital converters (ADCs) have become a widely-used component in mixed-signal circuits.
There are many types of ADCs: successive-approximation ADCs, sigma-delta (ΣΔ) ADCs, direct-conversion ADCs, capacitor charge/discharge-based ADCs, ADCs with voltage-to-frequency converters, and others. All these ADCs provide different accuracy characteristics, sampling rate limitations, and cost points.
This article outlines three major design considerations for selecting a ΣΔ ADC.
To read the full article, click here
Related Semiconductor IP
- Sigma-Delta ADC
- 10Bit 25MHz sigma-delta ADC for VT sensor on SMIC 40nm
- Rad-hard 17-bit 3-channel sigma-delta ADC at 3.2kS/s
- 180nm 13-bit Sigma-Delta ADC
- The GF40SLPV25_CODEC_04 integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.
Related Articles
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- What is JESD204C? A quick glance at the standard
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains