Three ways of looking at a sigma-delta ADC device
By Vladyslav Kozlov, Dialog Semiconductor, a Renesas company
The growing availability of digital ICs like microcontrollers, microprocessors, and field-programmable gate arrays (FPGAs) allows developers to use complex digital processing techniques rather than analog signal conditioning. For this reason, analog-to-digital converters (ADCs) have become a widely-used component in mixed-signal circuits.
There are many types of ADCs: successive-approximation ADCs, sigma-delta (ΣΔ) ADCs, direct-conversion ADCs, capacitor charge/discharge-based ADCs, ADCs with voltage-to-frequency converters, and others. All these ADCs provide different accuracy characteristics, sampling rate limitations, and cost points.
This article outlines three major design considerations for selecting a ΣΔ ADC.
To read the full article, click here
Related Semiconductor IP
- Sigma-Delta ADC
- 10Bit 25MHz sigma-delta ADC for VT sensor on SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
- 14-Bit 25MSPS Sigma-Delta ADC with PGA - SMIC 40nm
Related Articles
- MIPI in next generation of AI IoT devices at the edge
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Inside HDR10: A technical exploration of High Dynamic Range
- A Survey on SoC Security Verification Methods at the Pre-silicon Stage
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs