The Future of Microcontrollers
Tony Kozaczuk, Director Architecture Solutions, Flex Logix
EETimes (11/16/2017 00:01 AM EST)
Integration of eFPGA into microcontrollers is happening today now that this technology is available from multiple suppliers in 180nm to 16nm process nodes.
Microcontrollers today have an issue and an opportunity.
The issue is that at older process nodes, there are dozens of SKUs of microcontrollers with small variations in the type and number of serial I/Os and/or hardware accelerators. At 40nm, the mask costs start to rise substantially so doing dozens of variations is an expensive proposition.
The opportunity for microcontrollers is around the “glue” FPGA chips used by designers for decades. If these FPGA chips are integrated instead of being standalone, customers can significantly improve the cost, speed and power consumption of MCUs. This is a huge value proposition.
While not a new technology, embedded FPGA (eFPGA) is finally at the stage where it is ready to go mainstream with multiple suppliers, design wins in progress and proven silicon. Customers can leverage this technology in a number of ways, such as:
- A reconfigurable accelerator that can directly access on-chip buses, cache and I/O. One mask can cover multiple needs and customers can achieve higher performance.
- A reconfigurable I/O that can implement any serial I/O and can push low-level processing to the I/O block. This frees up the processor and improves responsiveness and battery life.
To read the full article, click here
Related Semiconductor IP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- eFPGA Hard IP Generator
- Radiation-Hardened eFPGA
Related Articles
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- The Future of Safe and Secure Aerospace Systems
- Revolutionizing AI Inference: Unveiling the Future of Neural Processing
- Redefining Speed: How FPGAs are shaping the future of high-frequency trading
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST