Realizing 5G New Radio massive MIMO systems
Paul Newson, Hemang Parekh & Harpinder Matharu (Xilinx)
EDN (January 08, 2018)
16nm FinFET technology
The monolithic integration of high speed RF components benefits from the excellent analog transistor characteristics that can be wrung out of the 16nm FinFET process. The ON resistance of the transistor is extremely low, which allows implementation of wide bandwidth RF sampling signal switches with high precision. In turn this enables the integration of cost-efficient and power-efficient high speed comparators, amplifiers, clocking circuits, and digitally-assisted analog calibration logic, all with excellent characteristics.
The digital implementation in 16nm FinFET versus 65nm (typically used for analog RF components) results in more than 10× area reduction and 4× power reduction. Xilinx has innovated ideal design solutions to implement power integrity, digital calibration loops for high precision, and robust isolation strategies.
The digital-RF resources integrated in RFSoC are comprised of multiple channels of 6.4 GSPS DACs and 4 GSPS ADCs, integrated low phase noise PLLs and full complex mixers – 48-bit numerically controlled oscillators (NCO) for each DAC and ADC. The RF data converter arrays come with 1×, 2×, 4×, 8× interpolation and decimation filters and implement flexible FPGA fabric interface. In addition, the direct RF-DAC block implements quadrature modulation correction (QMC) and Sin x/x (Sinc) correction filters.
To read the full article, click here
Related Semiconductor IP
- Hardware Security Module (HSM) for AMD Xilinx Versal ACAP device
- Xilinx UltraScale Plus NVME Hhost IP
- Xilinx Ultra Scale NVME Host IP
- Xilinx Ultra Scale Plus SATA HOST IP
- Hardware Security Module (HSM) for Xilinx Zynq UltraScale+ MPSoC platform
Related Articles
- Part 2: Opening the 5G Radio Interface
- SoC Test and Verification -> SoC complexity demands new test strategies
- High-Performance DSPs -> Software-defined radio infrastructure taps DSP
- High-Performance DSPs -> New Needs and Applications Drive DSPs
Latest Articles
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST
- A Time Scaling Theory for Multi-Layer Electronic Systems