Viewpoint: Opportunity to win on different design fronts
By Ken Chen, TSMC
powermanagementdesignline.com (June 12, 2009)
Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.
These broader aspects of semiconductor process development may not grab the headlines as often but they are no less important to the long-term success of final products in the market.
When we talk about integration we automatically include computational performance — signal processing and microcontrollers. However the other design fronts I'm also passionate about are the physical interfaces such as sensing, actuating and application-specific drive signals which allow every designer to give an SoC device his competitive edge, his speciality.
powermanagementdesignline.com (June 12, 2009)
Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.
These broader aspects of semiconductor process development may not grab the headlines as often but they are no less important to the long-term success of final products in the market.
When we talk about integration we automatically include computational performance — signal processing and microcontrollers. However the other design fronts I'm also passionate about are the physical interfaces such as sensing, actuating and application-specific drive signals which allow every designer to give an SoC device his competitive edge, his speciality.
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Articles
- Beat power management challenges in advanced LTE smartphones
- Who's managing your power management?
- Effective Optimization of Power Management Architectures through Four standard "Interfaces for the Distribution of Power"
- Power management in embedded software
Latest Articles
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- Si-GT: Fast Interconnect Signal Integrity Analysis For Integrated Circuit Design Via Graph Transformers
- Hardware Mechanisms to Dynamically Throttle AI Performance
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers