Viewpoint: Opportunity to win on different design fronts
By Ken Chen, TSMC
powermanagementdesignline.com (June 12, 2009)
Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.
These broader aspects of semiconductor process development may not grab the headlines as often but they are no less important to the long-term success of final products in the market.
When we talk about integration we automatically include computational performance — signal processing and microcontrollers. However the other design fronts I'm also passionate about are the physical interfaces such as sensing, actuating and application-specific drive signals which allow every designer to give an SoC device his competitive edge, his speciality.
powermanagementdesignline.com (June 12, 2009)
Beyond pure process scaling which is necessary to meet today's price, power, and performance goals, chip designers have to grapple with tighter integration and product performance specialities in areas such as integrated power management, image sensing, application-specific data conversion, and enhanced display drivers.
These broader aspects of semiconductor process development may not grab the headlines as often but they are no less important to the long-term success of final products in the market.
When we talk about integration we automatically include computational performance — signal processing and microcontrollers. However the other design fronts I'm also passionate about are the physical interfaces such as sensing, actuating and application-specific drive signals which allow every designer to give an SoC device his competitive edge, his speciality.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Beat power management challenges in advanced LTE smartphones
- Who's managing your power management?
- Effective Optimization of Power Management Architectures through Four standard "Interfaces for the Distribution of Power"
- Power management in embedded software
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework