Low-loss compression of CPRI baseband data
Richard Maiden (Altera)
EDN (September 17, 2014)
Modern wireless infrastructure systems use fibers running a CPRI (Common Public Radio Interface) protocol to communicate frequency, phase, complex data, and control information. The demand for wireless data has, and is set to continue to increase exponentially. Both operators and equipment providers are seeking ways in which to minimize the capital investment and operational costs of running multiple high data rate fibers between baseband units and radio units.
This paper describes a method of using Mu-Law compression for Gaussian-like waveforms – for example, baseband IQ data, as used in CPRI interfaces. Mu-law compression is common in audio applications and is efficient to implement, but it has an excessive loss in fidelity for baseband signals. This paper describes offset-power-of-two schemes with a reduced number of segments to provide for an efficiently implemented lower Mu value more suited to baseband signals. This flexible compression scheme has 2:1 compression ratio for less than 1% EVM (Error Vector Magnitude) degradation on a standard LTE (Long Term Evolution) test waveform.
To read the full article, click here
Related Semiconductor IP
Related Articles
- Data compression tutorial: Part 3
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
- Data Movement Is the Energy Bottleneck of Today’s SoCs
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains