Designing a high-definition FPGA-based graphics controller
Dominik Domanski, MYLIUM
EETimes (10/4/2011 12:24 PM EDT)
Recently, one of our clients came to us looking for a solution to display graphics on LCD monitors. We were informed that any data was to be is generated by a separate device and fed to the graphics controller using an external microcontroller. Our client already had the rest of the system made and working, so switching to some Android/PC based system wasn't an option. Also, the ability to add custom-made features was a big pro for an FPGA-based solution.
At first this sounded like a job for our LAVA 10 SVGA Controller, but then some additional requirements started to appear:
- The device needs to be able to display graphics in different resolutions starting from 1024x768 to 1920x1080
- It needs to have separate layers that can be switched on and off and can be merged together to create more complex picture.
- The layers need to have some transparency features
- A hardware cursor would be nice :-)
To read the full article, click here
Related Semiconductor IP
- Advanced 2D Graphics Controller
- USB 2.0 Device Controller IP
- USB 2.0 Host (xHCI) Controller IP
- USB 3.0 Gen1 / Gen2 Device Controller IP
- USB 3.1 Gen1 / Gen2 Host Controller IP
Related Articles
- HD video line buffering in FPGA
- Designing an FPGA-based graphics controller
- Add graphics without using a dedicated graphics controller
- Ultra HD H.264 Video Codec IP solution on Zynq FPGA
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace