Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
By Chang-Jiun Lai and Ming-Dou Ker - Institute of Electronics, National Yang Ming Chiao Tung University, Taiwan
Integrated circuits are susceptible to electrostatic discharge (ESD) events. Real-time detection and alerting of ESD events in semiconductor manufacturing environments is the key to achieving well ESD control. Additionally, the magnitude and duration of an ESD event are strongly correlated with the specific type of ESD events. The development of a novel ESD event detector, integrated on a single chip and featuring a logarithmic amplifier, a magnitude discriminator, and a time discriminator, has been motivated by this. This detector has been designed and fabricated in a 0.18- μ m CMOS process. The magnitude of the ESD event can be detected and converted to 5-bit digital output codes, whereas the time duration of the ESD event can be converted to 3-bit digital output codes by the newly developed ESD event detector. It has been proven in field applications that the detected ESD events can be successfully transmitted to the ESD control center through the RF Wi-Fi module, enabling real-time ESD monitoring and control in manufacturing environments.
To read the full article, click here
Related Semiconductor IP
- ESD Protection
- 0.8 to 2.5GHz full wave rectifier with ESD protection
- RF I/O Pad Set and Discrete RF ESD Protection Components
- RF I/O Pad Set and Discrete RF ESD Protection Components
- USB 2.0 OTG ESD Protection I/O Pad Set
Related Articles
- Security Chip Design Speeds on to Silicon
- Testable SoCs : Every new design is an ESD test chip
- Supply Noise Induced Jitter - Don't Let it Kill your Chip
- Chip War without Soldiers
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace