Deploying anti-tamper IP
How to go about protecting the security of your SoC from tamper attacks.
By Chris Morrison, Agile Analog
newelectronics (April 4, 2025)
Our critical personal data is stored across a vast range of devices. Whether it be the biometric chip in your passport, the chip in your credit card, the GPS data in your phone or Apple Pay/Google Wallet on your phone or smartwatch, our personal data is stored across more devices than ever before.
Consequently, the ability to manipulate that information has never been easier. Cryptographic systems within the hardware of these devices seek to protect your critical data from manipulation, but what protects these systems from attacks?
Hackers are using ever more sophisticated tools and methods to read and manipulate our sensitive data stored within these systems.
Anti-tamper IP such as clock attack monitors and voltage glitch detectors play a vital role in detecting security attacks which involve the manipulation of clock signals or voltage levels to exploit vulnerabilities in electronic systems, which otherwise may result in the leaking of sensitive data.
Successful deployment of these technologies can stop attackers from gaining unauthorised access to these systems and avoid damage to critical infrastructure or the extraction of confidential information.
To read the full article, click here
Related Semiconductor IP
- Voltage Glitch Detector
- Clock Attack Monitor
- This IP is specially designed for anti-tamper protection which includes both current sense & voltage sense.
Related Articles
- Deploying Mixed Signal IP -- Is ''No Re-Spin'' Just Spin ?
- Lessons in developing and deploying OVM Compliant VIP
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
Latest Articles
- SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC
- A 65 nm Trustworthy Hypoglycemia Forecasting Engine Achieving 11.3 nJ per Inference
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs