Deploying anti-tamper IP
How to go about protecting the security of your SoC from tamper attacks.
By Chris Morrison, Agile Analog
newelectronics (April 4, 2025)
Our critical personal data is stored across a vast range of devices. Whether it be the biometric chip in your passport, the chip in your credit card, the GPS data in your phone or Apple Pay/Google Wallet on your phone or smartwatch, our personal data is stored across more devices than ever before.
Consequently, the ability to manipulate that information has never been easier. Cryptographic systems within the hardware of these devices seek to protect your critical data from manipulation, but what protects these systems from attacks?
Hackers are using ever more sophisticated tools and methods to read and manipulate our sensitive data stored within these systems.
Anti-tamper IP such as clock attack monitors and voltage glitch detectors play a vital role in detecting security attacks which involve the manipulation of clock signals or voltage levels to exploit vulnerabilities in electronic systems, which otherwise may result in the leaking of sensitive data.
Successful deployment of these technologies can stop attackers from gaining unauthorised access to these systems and avoid damage to critical infrastructure or the extraction of confidential information.
To read the full article, click here
Related Semiconductor IP
- Voltage Glitch Detector
- Clock Attack Monitor
- This IP is specially designed for anti-tamper protection which includes both current sense & voltage sense.
- Embedded HSM Family (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- Quantum Safe, ISO 21434 Automotive-grade Programmable Hardware Security Module
Related Articles
- Deploying Mixed Signal IP -- Is ''No Re-Spin'' Just Spin ?
- Lessons in developing and deploying OVM Compliant VIP
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
- Perceptual Mapping for Newly Developed 3rd Party IP
Latest Articles
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- Si-GT: Fast Interconnect Signal Integrity Analysis For Integrated Circuit Design Via Graph Transformers
- Hardware Mechanisms to Dynamically Throttle AI Performance
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers