An alternative to ADC, power and RF IC hardware: the S3 Group
Steve Taranovich, EDN
May 04, 2014
The S3 Group provides IP to global system vendors, OEM and semiconductor customers. Their expertise is in analog IP and silicon solutions with RF, power and ADCs architectures.
I was initially attracted to the levels of performance of a recently developed 12 bit SAR ADC (Part # S3ADS160M12BSM40LL) by the S3 Group. This small, very efficient, high-speed SAR ADC performs at 160 Msps at less than 31 fJ energy efficiency. I have been in the semiconductor industry for 26 years and this Energy Efficiency spec is new to me. I had never seen it on a datasheet.
Energy Efficiency
ADCs have come a long way. In times past, high speed ADCs were of the pipeline variety; as a matter of fact S3 designed their high speed ADC IP for telecom infrastructure and other communications applications with that architecture for many years.
Marked energy efficiency improvements in ADCs have been developed over the past few years. Nanometer CMOS processes have made it possible to use the SAR, low latency architectures in lieu of the pipeline architecture burdened with pipeline delays.
To read the full article, click here
Related Semiconductor IP
- PVT sensor integrated SAR ADC in 12nm
- 12bit 500Msps High Speed General Purpose SAR ADC IP Core
- 12bit 4Gsps SAR General Purpose ADC IP Core
- 16bit 5Msps SAR General Purpose ADC IP Core
- 24-bit 320kHz Bandwidth ADC IP
Related Articles
- Modules provide alternative to RF SoCs
- Digital alternative posed to conventional RF
- Analog & Mixed Signal IC Debug: A high precision ADC application
- Pipeline vs. Sigma Delta ADC for Communications Applications
Latest Articles
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- Si-GT: Fast Interconnect Signal Integrity Analysis For Integrated Circuit Design Via Graph Transformers
- Hardware Mechanisms to Dynamically Throttle AI Performance
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers