Analyst: Xilinx at risk of double ordering
Dylan McGrath, EE Times
(05/18/2010 4:08 PM EDT)
SAN FRANCISCO—Programmable logic vendor Xilinx Inc. continues to face the risk of double ordering by customers due to growing lead times for some of its parts, according to a Wall Street analyst.
Christopher Danely, an analyst at J.P. Morgan, noted in a report circulated Tuesday (May 18) that Xilinx (San Jose, Calif.) recently stated that lead times for some Virtex-5 FPGAs have extended to more than 10 weeks, above last quarter's range of four to six weeks. Danely said his firm also remains concerned about recent comments from Cisco Systems Corp. regarding inventory build in the communications supply chain.
To read the full article, click here
Related Semiconductor IP
- AXI5 to/from AXI4 Bridge
- AXI5-Stream to/from AXI4-Stream Bridges
- APB5 to APB4 bridge
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
Related News
- TSMC, UMC, start pushing out lead times
- Analysts fret over FPGA lead times
- SoC designs drive quest for short test times <!-- verification -->
- Motorola announces Design Documentation standard; provides a key to reduced cycle times and increased standardization
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices