Analyst: Xilinx at risk of double ordering
Dylan McGrath, EE Times
(05/18/2010 4:08 PM EDT)
SAN FRANCISCO—Programmable logic vendor Xilinx Inc. continues to face the risk of double ordering by customers due to growing lead times for some of its parts, according to a Wall Street analyst.
Christopher Danely, an analyst at J.P. Morgan, noted in a report circulated Tuesday (May 18) that Xilinx (San Jose, Calif.) recently stated that lead times for some Virtex-5 FPGAs have extended to more than 10 weeks, above last quarter's range of four to six weeks. Danely said his firm also remains concerned about recent comments from Cisco Systems Corp. regarding inventory build in the communications supply chain.
To read the full article, click here
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- TSMC, UMC, start pushing out lead times
- Analysts fret over FPGA lead times
- SoC designs drive quest for short test times <!-- verification -->
- Motorola announces Design Documentation standard; provides a key to reduced cycle times and increased standardization
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution