Xilinx Extends ISE 8.2i To Include Support For World's Largest 65nm FPGA
SAN JOSE, Calif., September 29, 2006 – Xilinx today announced immediate availability of a downloadable extension to the 8.2i Integrated Software Environment (ISE™) Foundation tool suite allowing access to the Virtex™-5 LX330 FPGA, the industry’s largest 65nm FPGA. ISE Foundation 8.2i delivers a unique, integrated timing closure environment and new productivity-enhancing features to fully exploit the performance and power advantages of Virtex-5 devices, delivering a 30 percent performance advantage over previous generation FPGAs. ISE 8.2i provides an implementation environment optimized to leverage the superior routing architecture of the Virtex-5 family including its enhanced diagonal routing which supports block-to-block connectivity with minimal hops.
Performance and Productivity
The rich feature set of the ISE 8.2i design suite enables designers targeting Virtex-5 devices, including the new Virtex-5 LX330 device, to meet performance goals with greater certainty and reach design closure in less time. With its unique Fmax™ technology, ISE delivers features such as next-generation physical synthesis with critical pre- and post-routing optimization for Virtex-5 designs. Enhanced support for the new ExpressFabric technology reduces levels of logic and signal delay while packing designs more efficiently.
Pricing and Availability
Support for the Virtex-5 LX 330 is available for download from the Xilinx Download site at www.xilinx.com/download at no additional charge to registered users of ISE 8.2i. Additional device support is available for ISE Foundation customers on all supported platforms. For more information about the ISE 8.2i software suite, visit www.xilinx.com/ISE. Customers can start designing today with Virtex-5 LX330 devices which begin sampling by the end of CY2006. 64-bit Linux platforms are recommended.
About Xilinx Virtex-5 FPGAs
Built upon the industry’s most advanced 65nm triple-oxide technology, breakthrough new ExpressFabric technology and proven ASMBL™ architecture, the Virtex-5 family represents the fifth generation in the award-winning Virtex product line. Key design team innovations in process technology, architecture and product development methodology have led to unprecedented performance and density gains with Virtex-5 FPGAs – at speeds on average 30 percent higher and 65 percent increased capacity over previous generation 90nm FPGAs – while reducing dynamic power consumption by 35 percent, maintaining the same low static power and consuming 45 percent less area. Initial shipments of the Virtex-5 LX Platform began this year with future platforms to follow. For more information visit www.xilinx.com/virtex5.
About ISE
ISE software delivers programmable logic design solutions to over 300,000 users worldwide with an intuitive, front-to-back design environment for all Xilinx product families, including Virtex-4 and Virtex-5 Platform FPGAs, Spartan™-3 Generation FPGAs, and CoolRunner™-II CPLDs. All versions of ISE 8.2i software packages support Windows® 2000 and Windows XP and Linux® Red Hat®. Enterprise 3.0 and 4.0. ISE Foundation also supports Solaris® 2.8 and 2.9.
About Xilinx
Xilinx, Inc. is the worldwide leader of programmable logic solutions. For more information, visit www.xilinx.com.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Xilinx Delivers ISE WebPACK 9.2i - Offering Expanded Support for Latest 65nm Virtex-5 FPGAs
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- intoPIX, Adeas, and Nextera to showcase Reference design on IPMX at ISE 2022 on Xilinx Booth
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms