Xilinx explores analog options for Virtex-II
Xilinx explores analog options for Virtex-II FPGAs
By Peter Clarke, Semiconductor Business News
November 15, 2002 (9:31 a.m. EST)
URL: http://www.eetimes.com/story/OEG20021115S0002
MUNICH, Germany -- Field programmable gate array company Xilinx Inc. is exploring the possibilities of including relatively complex analog functions as diffused circuits on its Virtex-II family of gate arrays, and has a particular analog cell in mind. However, the company said the circuit would likely be applied in a next-generation of its Virtex line of complex FPGAs and the company would therefore not announce the circuit until later. The Virtex-II range of gate arrays includes a number of variants with diffused cores, rather than cores implemented in the FPGA, but these have tended to be digital circuits such as PowerPC 32-bit processor cores, patches of memory, or arrays of multiplier-accumulators in support of DSP applications. "We have a lot of analog on our chips but it is mainly for own testing and monitoring requirements. We've not made it available to the customer," said Erich Goetting, vice president and general manager of the advanc ed products division at Xilinx. Goetting pointed out that Xilinx already offers I/O cells on Virtex-II that can drive data off-chip at up to 3-Gbit/s, and which are in reality analog circuits crafted to achieve a digital outcome. He also pointed out that some transceiver serializer-deserializer [serdes] circuits are also mixed-signal circuits. "In the future we will look at adding analog to our FPGAs. We'll certainly consider any circuit, but it has to meet our three criteria for any diffused additions; high value, low die area and broad application," said Goetting. "We've already looked at some circuits but the trouble with analog is that it tends to be very specialized and therefore not for broad application. So, for example Bluetooth has problems meeting all three criteria, with the possible exception of die area." Goetting concluded: "There is something [an analog circuit] in prospect for our next generation." Goetting declined to comment on whether it would be a radio frequency circuit for wireless communications or a physical attach circuit for wired communications.
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related News
- Xilinx Adds Three New Devices to Award-Winning 65nm Virtex-5 Family to Give Customers in New Markets More Cost and Density Options
- Frontier Design introduces 6,250 channel ADPCM IP core for ASICs and 512 channel ADPC core for Virtex FPGAS
- Xilinx and Xentec announce Internet data encryption solutions for Virtex Series and Spartan-II FPGAs
- Altera rolls PCI-X core; Xilinx adds to Virtex line
Latest News
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’