Xilinx and 4i2i demonstrate H.264 HD encoder and decoder with streaming over RTP
Las Vegas -- April 17, 2007 -- Xilinx, Inc. (NASDAQ: XLNX), and 4i2i, a world-leading provider of hardware and software advanced video and audio coding technologies, today announced one of the world’s first demonstration of an FPGA-based real-time H.264 main profile video encoder, coupled with a high profile video decoder, with streaming over RTP, at the National Association of Broadcasters (NAB) Conference, April 16-19, 2007 in Las Vegas, Nevada booth #SU14609. Implemented on Xilinx Virtex™-5 FPGAs, both cores are licensable intellectual property (IP) cores developed by 4i2i. They deliver a high-performance, high-quality solution for many compression and transcoding requirements across the broadcast industry.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
About 4i2i
4i2i Communications Ltd is a leading supplier of semiconductor IP cores and software for video-coding. Founded in 1995, 4i2i's operations are located in Aberdeen, Scotland and San Jose, California. Telephone: +44 1224 712844 (UK) or 408 467 5088 (US).
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Ittiam and Silicon Philosophies Collaborate to Demonstrate Cinema Craft 4K H.265 (HEVC) and Ultra HD Blu-Ray Encoder Products at IBC 2015
- AMPHION targets DAC 2016 to demonstrate compact HEVC/H.265 hardware decoder IP using H.265 bitstreams from encoder IP innovator NGCodec
- Jointwave Announces Green H.264 HD Encoder IP
- Imagination delivers latest HD video encoder IP core with full H.264 High Profile capability
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms