Xelic Announces Immediate Availability of 10Gb/s Ethernet Rate Adaptation IP Core
Rochester, NY -- April 25th, 2007 -- Xelic, Inc. today announced the immediate availability of their new 10Gb Ethernet Rate Adaptation Core (XCE10GA). The XCE10GA performs rate adaptation through the insertion and removal of complete PCS blocks containing idle characters to provide maximum transparency capability. Optional flow control is provided through the insertion of programmable PAUSE frames in open or closed loop configurations. 10GBASE-R and 10GBASE-W applications are supported with 64B/66B transmission codes transferred at a 10Gb rate using a 64-bit data bus operating at 161.13Mb/s. This core is intended as a host side OTN add-on for Ethernet support. The XCE10GA system side interface mates with the Xelic XCO2 Digital Wrapper framer core to provide a complete 10Gb OTN solution.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- 10/100/1000 Gigabit Ethernet PHY IP Cores including MAC Controller is available for immediate licensing for your advanced SOC to drive Data faster and farther
- USB 4.0, MIPI DSI/CSI 2.0, Display Port 1.4, HDMI 2.1, DDR5, PCIe5.0, 1G Ethernet IP Cores and many more Wired Interface IP Cores available for immediate licensing
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms