Xelic Announces Immediate Availability of 10Gb/s Ethernet Rate Adaptation IP Core
Rochester, NY -- April 25th, 2007 -- Xelic, Inc. today announced the immediate availability of their new 10Gb Ethernet Rate Adaptation Core (XCE10GA). The XCE10GA performs rate adaptation through the insertion and removal of complete PCS blocks containing idle characters to provide maximum transparency capability. Optional flow control is provided through the insertion of programmable PAUSE frames in open or closed loop configurations. 10GBASE-R and 10GBASE-W applications are supported with 64B/66B transmission codes transferred at a 10Gb rate using a 64-bit data bus operating at 161.13Mb/s. This core is intended as a host side OTN add-on for Ethernet support. The XCE10GA system side interface mates with the Xelic XCO2 Digital Wrapper framer core to provide a complete 10Gb OTN solution.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
About Xelic
Xelic is a leading provider of networking intellectual property for FPGA and ASIC applications. Xelic was founded in January of 2002 and is located in Rochester, NY. For more information about Xelic, please visit www.xelic.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- 10/100/1000 Gigabit Ethernet PHY IP Cores including MAC Controller is available for immediate licensing for your advanced SOC to drive Data faster and farther
- USB 4.0, MIPI DSI/CSI 2.0, Display Port 1.4, HDMI 2.1, DDR5, PCIe5.0, 1G Ethernet IP Cores and many more Wired Interface IP Cores available for immediate licensing
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer