Will RISC-V reduce auto MCU’s future risk?
By going RISC-V, suppliers of automotive MCUs based on proprietary processor cores hope to avoid getting designed out by OEMs and excluded from the huge Chinese market.
By Junko Yoshida for Yole Group | April 2, 2025
Automakers are at a crossroads. An open platform is inevitable even among traditionally conservative automakers. OEMs demand flexibility in software choices, hardware architecture and supply chains. First to take the plunge was Infineon Technologies (Infineon), the world’s largest automotive MCU supplier, unveiling its plans for a real-time automotive microcontroller family based on RISC-V.
With billions already sunk into its proprietary TriCore MCUs, Infineon’s RISC-V shift reflects a huge change in the company’s strategy.
Companies such as STMicroelectronics, Renesas and NXP Semiconductors all say they are already using RISC-V cores. But those RISC-V cores are deeply buried in their architecture for specific embedded applications, not the kind that’s an open-source instruction architecture exposed to application developers.
To read the full article, click here
Related Semiconductor IP
- 64-Bit 8-stage superscalar RISC-V processor
- Multi-core capable RISC-V processor with vector extensions
- 32 Bit - Embedded RISC-V Processor Core
- ARC-V RHX-100 dual-issue, 32-bit single-core RISC-V processor for real-time applications
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
Related News
- New integration specification for ARM + ZSP solutions helps reduce risk, cost and complexity of multi-core system design
- Synfora Delivers First True "Algorithm-to-Tapeout" Synthesis Product to Reduce Design Risk, Time to Market
- Verisity and Cascade Semiconductor Solutions Team to Reduce Risk, Increase Quality for PCI Express Designs
- iRoC Technologies Introduces Soft Error Design Solution Platform; First Product, SoCFIT, Provides Designers with Soft Error Analysis Capability to Reduce Risk
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026