VinChip Systems announces USB PHY Verification Services
San Jose, CA. April 9,2007 -VinChip Systems one of the leaders in USB IP licensing announced immediate availability of PHY Verification Services to address the growing need to validate USB PHY before silicon and post tape out
Home grown or third party USB PHY (UTMI/UTMI+/ULPI) can be tested with VinChip Verification IP containing silicon proven VinChip RTL and test environment to identify bugs early in the design . Customers can get full access to VinChip RTL and full test case database as a part of this service. Post silicon customer’s PHY will be tested in VinChip FPGA emulation environment and checked for USB – IF compliance
“Our engagement with early Beta customers helped us to validate our VIP with third party PHY model” commented Murugesan Jeyachandran, VP Engineering VinChip Systems. “VinChip today has successfully interoperated its IP with more than 10 different PHY offerings that are available in the market today” he added
VinChip Systems USB Intellectual Property is being used by more than 60 customers worldwide today. Deliverables include Verilog or VHDL models along with directed and random test bench verification environment. For more information on this service please contact info@vinchip.com
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Truechip Adds USB 4 Hub Model & USB 4 Retimer Model to its Verification IP Portfolio
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
- Arasan refreshes its Total USB IP Solution with its next generation of USB 2.0 PHY IP
- USB 3.2 OTG Controller and PHY IP Cores for ultra-high speed, lossless data and power delivery are available for immediate licensing
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms