Vidatronic to Exhibit at 54th Design Automation Conference (DAC) in Austin, TX
June 12, 2017 -- Vidatronic, designer and licensor of power management circuit IP, is exhibiting at the 54th annual Design Automation Conference (DAC) this summer in Austin, TX.
Where: Austin Convention Center, Austin, TX USA
When: June 18 – June 22, 2017
The Design Automation Conference (DAC) is recognized as the premier conference for design and automation of electronic systems. DAC offers outstanding training, education, exhibits and superb networking opportunities for designers, researchers, tool developers and vendors. Close to 300 technical presentations and sessions are selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies.
A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging companies in:
- Electronic Design Automation (EDA)
- Intellectual Property (IP)
- Embedded Systems and Software
- Internet of Things (IoT)
- Design Services
As a part of the World of IoT IP Pavilion, Vidatronic will have our technical staff on hand at the exhibit to answer any questions, showcase our power management designs, and provide more information on products and services.
Exhibit Hours: 6/19 – 6/21 | 10:00AM – 6:00PM
Booth Number: IP Pavilion located in the World of IoT, Booth 521
For more information about Vidatronic, download our company brochure.
For additional information and to register for this event, please visit:
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related News
- ClioSoft, OneSpin and Truechip Sponsor the Ninth Annual I LOVE DAC Campaign at the 54th Design Automation Conference
- Meet the DSP Algorithmic Experts at DAC 2005; AccelChip Focuses on DSP Solutions in Booth 1000
- German company to introduce PLL IP core at DAC
- Platform ASICs a natural fit at 90 nm, say DAC panelists
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA