Cadence Releases Verification IP for USB SuperSpeed Inter-Chip Specification
SAN JOSE, Calif. -- 31 Jan 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced production-proven verification IP (VIP) for the new USB SuperSpeed Inter-Chip (SSIC) specification, enabling customers to thoroughly verify designs deploying the latest extension of the USB 3.0 protocol.
The SSIC specification combines the MIPI Alliance physical interface (M-PHY) with the upper layers of the USB protocol to enable USB 3.0 to connect chips within a mobile device. This makes it easier for mobile device manufacturers to leverage the large USB hardware and software ecosystem in the mobile environment.
"Cadence® USB 3.0 verification IP has enabled us to thoroughly verify that our designs comply with the USB 3.0 specification, and this new SSIC product demonstrates the companyâs commitment to supporting engineers working with this key protocol," said James Cheng, senior vice president, Global Unichip. "By supporting all popular verification methodologies and simulators, the Cadence VIP has enabled GUC to support our diverse customer base with high-quality SoC and IP verification coverage."
"The SSIC extension of the USB 3.0 protocol is an important new tool for developers of mobile, smartphone and tablet devices because it offers higher data rates and power efficiency for internal use," said Martin Lund, senior vice president, research and development, SoC Realization Group. "Our USB 3.0 VIP has been used to verify over 100 designs, and we incorporated the knowledge gained to create this new product for engineers seeking the benefits of using the SSIC extension."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- MIPI Alliance and USB 3.0 Promoter Group Announce Availability of SuperSpeed USB Inter-Chip Specification
- Synopsys Demonstrates Industry's First SuperSpeed USB Inter-chip (SSIC) Interoperability
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
- Innovative Logic Inc. and M31 Technology Introduce a USB-IF Certified Complete SuperSpeed USB 3.0/2.0 Dual Role IP Solution
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer