TSMC Welcomes Government Approval for 0.18 Micron Generation Technology Transfer to China
Hsinchu, Taiwan, December 29, 2006 - TSMC (TAIEX: 2330, NYSE: TSM) The government of Taiwan, R.O.C., approved on December 29 TSMC’s application to transfer 0.18 micron generation semiconductor process technology to China for production. TSMC welcomes the decision and believes that it will help our competitiveness in the China market.
“TSMC greatly welcomes the government’s decision,” said TSMC Spokesperson and Vice President Ms. Lora Ho. “The addition of 0.18 micron process technology to our existing 0.35 micron and 0.25 micron process capabilities will help us meet the manufacturing needs of our customers in China, and we believe that we will win more orders and expand TSMC’s market share in China.”
Ms. Ho added that while TSMC will build 0.18 micron semiconductor manufacturing capacity in China in line with government regulations, the company will also expand investment in Taiwan according to its established plans. These include additional construction of advanced 12-inch wafer fabs, as well as continued progress into leading technologies such as the 65 nanometer, 45 nanometer, and 32 nanometer nodes.
“TSMC greatly welcomes the government’s decision,” said TSMC Spokesperson and Vice President Ms. Lora Ho. “The addition of 0.18 micron process technology to our existing 0.35 micron and 0.25 micron process capabilities will help us meet the manufacturing needs of our customers in China, and we believe that we will win more orders and expand TSMC’s market share in China.”
Ms. Ho added that while TSMC will build 0.18 micron semiconductor manufacturing capacity in China in line with government regulations, the company will also expand investment in Taiwan according to its established plans. These include additional construction of advanced 12-inch wafer fabs, as well as continued progress into leading technologies such as the 65 nanometer, 45 nanometer, and 32 nanometer nodes.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Trebia Networks Successfully Performs LogicVision's At-Speed Debug on .18 Micron Prototype Storage Networking Chip
- Arm China asks Beijing government to intervene in row with Arm UK
- China bars Micron ICs destined for key infrastructure
- Alphawave Semi Taped-Out Industry Leading 64Gbps UCIe™ IP on TSMC 3nm for the IP Ecosystem, Unleashing Next Generation of AI Chiplet Connectivity
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms