TSMC plans to accelerate 0.10-micron efforts for SoC designs, says chairman
TSMC plans to accelerate 0.10-micron efforts for SoC designs, says chairman
By Mark LaPedus, Semiconductor Business News
October 10, 2001 (4:34 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011010S0066
SAN JOSE -- Morris Chang, chairman of Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), here today announced that the silicon foundry giant plans to accelerate the development of its 0.10-micron efforts, especially for system-on-a-chip (SoC) designs. TSMC, the world's largest pure-play foundry, is already in what the company calls the "early partner program' for the development and deliveries of its 0.10-micron process technology. The Hsinchu-based company--which is still ramping up its 0.13-micron designs--plans to offer its initial 0.10-micron silicon foundry services starting in the second quarter of 2002. And in the meantime, the ambitious company will accelerate the development of its 0.10-micron process "modules' at a new and record pace, according to Chang. By process "modules," Chang was referring to intellectual-property (IP) cores, embedded memories, and processes technologies within its cell libraries and fabs. "Our target for 0.10-micron is to make the modules available within about nine months of each other," Chang said in a presentation at the International Symposium on Semiconductor Manufacturing (ISSM) conference here today. In comparison, it took TSMC about two years to develop all of the "modules" for its 0.18-micron technology and about 13 months for its current, leading-edge 0.13-micron process. TSMC's 0.10-micron efforts represent somewhat of an expanded focus for the company. "In the last four years, our focus has been on performance," Chang said. "We have also focused on application-specific technologies," he said. "From now on, our focus is on SoC [system-on-a-chip] solutions," he said. "We will accelerate the development of modules that will make up SoC designs," he added.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Zigbee efforts alter Philips Semi plans
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Faraday Announces Plans to Develop Arm-based 64-core SoC on Intel 18A Technology
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers