TSMC Reports Foundry's First 32-Nanometer Technology with Functional SRAM
â Taiwan Semiconductor Manufacturing Company (TSE: 2330, NYSE: TSM) today announced it has developed the first 32-nanometer (nm) technology that supports both analog and digital functionality. The company made its announcement through a paper presented at todayâs IEEE International Electron Devices Meeting in Washington, DC. The paper also revealed that the company had proven the full functionality of the 2Mb SRAM test chip with the smallest bit-cell at the 32nm node.
This leading edge technology is optimized for low power, high density and manufacturing margins with optimal process complexity. Low power technology integrated with high density SRAM, low standby transistors, analog and RF functions, and copper and low-k interconnects is ideal for system on chip (SoC) devices targeted in mobile applications. TSMC plans to provide complete digital, analog and RF functions, and high density memory capabilities at 32nm node.
Noteworthy in the announcement is the fact that this is the first 32nm low-power technology that did not have to resort to high-k gate dielectric and metal gates to achieve its performance characteristics. In addition, a 0.15um² high density SRAM cell has been realized by 193nm immersion lithography using double patterning approach.
âWith this announcement, TSMC continues to lead the industry by pushing the boundaries of advanced technology,â said Dr. Jack Sun, vice president R&D, TSMC. âThe achievement made at 32nm technology node is yet another testimony to our long-term investment and commitment in advanced technology development to help our customers bring their leading-edge products first to market.â
About TSMC
TSMC is the worldâs largest dedicated semiconductor foundry, providing the industryâs leading process technology and the foundry industryâs largest portfolio of process-proven libraries, IP, design tools and reference flows. The Companyâs total managed capacity in 2006 exceeded seven million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs, four eight-inch fabs, one six-inch fab, as well as TSMCâs wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 65nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com
Related Semiconductor IP
Related News
- Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology
- GUC Announces Tape-out of UCIe 64G IP on TSMC N3P Technology
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
Latest News
- Baya Systems Expands to Japan to Support Next-Generation AI Semiconductor Design
- OpenTitan project kicks off the Peppermint integrated root-of-trust for area-constrained SoCs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications