TSMC returns fire over 28-nm process issues
Peter Clarke, EETimes
1/26/2012 10:22 AM EST
Maria Marced, president of TSMC Europe, repeated what has been said before by herself and other TSMC executives before; that defect density reduction is on track for the 28-nm node and ahead of where TSMC was with 40/45-nm process technology at an equivalent stage in its roll out.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- QuickLogic Delivers eFPGA IP Targeting TSMC N12e Process in Record Time
- M31 Launches USB4 IP for TSMC 5nm Process
- 4Q24 Global Top 10 Foundries Set New Revenue Record, TSMC Leads in Advanced Process Nodes, Says TrendForce
Latest News
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices
- GUC Monthly Sales Report – June 2026
- Ceva Wins Landmark AI Licensing Deal with Major U.S. Software and AI Platform Company
- UMC Reports Sales for June 2026
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications