Terawave and K-micro Partner to Deliver Industry's Highest Performance GPON 'PHY'
-- Terawave Communications ( www.terawave.com ) and K-micro today announced that they have worked together to deliver the industry's highest-performing physical layer ("PHY") ASIC built specifically for gigabit passive optical networking (GPON) optical line terminals (OLTs). The ASIC enables extremely low GPON physical layer overhead by providing fast phase locking to incoming bursts along with the associated hardware hooks to synchronize upstream traffic within a few bits at 1244 Mbps.
"Terawave BM-CDR technology enables full compliance with GPON ITU-T G.984.x Recommendations for burst-mode operation," said Boris Auerbuch, VP Engineering and CTO of Terawave Communications. "The New ASIC supports extended temperature range and can be used for both indoor and outdoor applications."
K-micro has integrated its burst mode clock and data recovery (BM-CDR) technology into this new ASIC. It has appeared in two previous generations: the first-generation "Copper Tub" (CT1) that runs at 1244/1244, and a later CT2 that runs at 2488/1244.
The device supports arbitrarily long bursts without loss of lock, and incorporates a variety of advanced features to support functions such as optoelectronics control and synchronization, chatter suppression, and auto- discovery. Implementation of this functionality in a pure CMOS process minimizes power dissipation and device cost.
The Terawave TW-800 Family of OLTs are the first products to incorporate this technology. The TW-801 OLT is one of a series of OLT packages designed to address the emerging GPON global market. These products are completely G.984.x ITU standards compliant.
"The partnership of Terawave and K-micro has enabled the development of the highest performing single chip PHY in the industry, combining the GPON knowledge and engineering capability of Terawave with K-micro's high performance SERDES and burst mode CDR has resulted in creating this advanced device," said Vijay Pathak CTO of K-micro.
The Terawave TW-800 OLT family is available now for customer lab trials and will be generally available in Q1 2007. Terawave is a supplier of GPON technology to Fujitsu for the BT21C network.
About Terawave
Terawave is a leading provider of GPON access solutions for telecom and cable service providers, federal, and municipal networks worldwide. Terawave systems provide converged data, voice, and video services in over 90 customer networks on 5 continents.
About K-micro (Kawasaki Microelectronics)
K-micro's innovative ASIC technologies and world-class design support are used in the consumer electronics, computer, office-automation, networking and storage markets. The company is an active participant in industry standards organizations, including InterNational Committee for Information Technology Standards (INCITS) Technical Committee T10 for SCSI Storage Interfaces, Optical Internetworking Forum (OIF), PCI Special Interest Group (PCI-SIG), USB Implementers Forum, Digital Living Network Alliance (DLNA), Universal Plug and Play Forum (UPnP), the Digital Display Working Group (DDWG), Home Phoneline Networking Alliance (HomePNA), Multimedia over Coax Alliance (MoCA), and OCP International Partnership (OCP-IP). K-micro has design centers in Boston, San Jose, Taipei, and Tokyo. For more information, contact the company at 408-570-0555, or visit http://www.k-micro.us/ .
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Ventana and Imagination Partner to Deliver World's Highest Performance RISC-V CPU & GPU Solutions
- Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
- Ventana Introduces Veyron V2 - World's Highest Performance Data Center-Class RISC-V Processor and Platform
- Rambus Accelerates AI Performance with Industry-Leading 24 Gb/s GDDR6 PHY
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms