Synopsys exec sees whole new ball game at 20 nm
Synopsys exec sees whole new ball game at 20 nm
Dylan McGrath, EETimes
6/4/2012 4:01 PM EDT
SAN FRANCISCO—The requirement for lithography double patterning on many layers makes moving to the 20-nm node a major undertaking that will require customers to invest in new design tool sets, according to Saleem Haider, senior director of marketing for physical design and DFM at Synopsys Inc.
In an interview at the Design Automation Conference (DAC) Monday (June 4), Haider said that in his 15 years at Synopsys the company has always taken the position that migration to a new node was an incremental, rather than revolutionary, change. Competitors, meanwhile, eager to gain market share in physical design implementation, have tried to convince customers that each node migration ushered in a brand new world, Haider said.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Interview: John Bourgoin, chairman and CEO of MIPS Technologies
- Interview: Chet Silvestri, CEO of ParthusCeva (by Matthew Clark, ElectricNews.Net)
- The CEO Interview: Eli Ayalon of DSP Group Inc.
- Interview - ARM: Asia to enjoy the highest growth in IC design (by Samson Yu, Taipei - Wen-Yu Lang, DigiTimes.com)
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools