Synopsys Acquires ArchPro Design Automation
MOUNTAIN VIEW, Calif., June 18, 2007 -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that it has acquired ArchPro Design Automation Inc. ArchPro's technologies enable engineers to address power management challenges in multi- voltage designs from chip architecture to RTL and gate-level design. These technologies allow verification of modern power management techniques such as power gating, substrate biasing, dynamic voltage and frequency scaling, and extend Synopsys' leadership in low power design and verification. Terms of the deal are not being disclosed at this time.
"ArchPro's industry-leading technologies are actively used in verification and sign-off of our most advanced multi-voltage designs," said Hisaharu Miwa, general manager, Design Technology Div., LSI Product Technology Unit at Renesas Technology Corp. "Use of innovative low-power design techniques continues to increase rapidly at Renesas. Integration of Synopsys' industry- leading verification technologies including SystemVerilog testbenches, coverage, and assertions with ArchPro's advanced power management verification techniques will create a unique value-proposition for addressing the exponentially growing verification challenge."
"Synopsys is the leading solution provider for low power designs and is playing a critical role in driving power format standards," said Pratap Reddy, chairman and CEO at ArchPro Design Automation. "ArchPro's silicon-proven power management technologies are a natural fit with Synopsys' advanced verification platform. The combination of ArchPro's technologies and Synopsys' market- leading verification solution will enable designers to successfully meet their power goals."
"Adoption of sophisticated power management techniques is increasing rapidly in the industry," said Manoj Gandhi, senior vice president and general manager, Synopsys' Verification Group. "ArchPro has built technology leadership to address the need of this growing market. This acquisition will help Synopsys continue to address customers' needs beyond our SystemVerilog leadership and deliver state-of-the-art power management verification technologies."
About Synopsys
Synopsys, Inc. (NASDAQ: SNPS) is a world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading system and semiconductor design and verification platforms, IC manufacturing and yield optimization solutions, semiconductor intellectual property and design services to the global electronics market. These solutions enable the development and production of complex integrated circuits and electronic systems. Through its comprehensive solutions, Synopsys addresses the key challenges designers and manufacturers face today, including power management, accelerated time to yield and system-to-silicon verification. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Synopsys Accelerates Chip Design with NVIDIA Grace Blackwell and AI to Speed Electronic Design Automation
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
- True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
- Thalia Design Automation launches AMALIA Platform 25.2
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms