Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
By Majeed Ahmad, EETimes | November 14, 2025
While Synopsys’ lay off of 10% of its workforce amid its merger with Ansys is making waves in trade media, it has also sparked a broad debate about whether design automation and AI are also factors behind job cuts of this scale. EDA heavyweights like Synopsys are investing heavily in AI-first workflows that autonomously explore chip architectures, optimize layouts and reduce power leakage without manual tuning.
But let us first take a closer look at Synopsys’ $35 billion cash-and-stock acquisition of engineering design firm Ansys, and how this integration’s aim to create a leaner operating model is leading to nearly 2,000 well-paid job cuts.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related News
- Seligman Ventures Leads Cognichip’s $60M Series A to Back Physics-Informed AI for Chip Design, Intel CEO Lip-Bu Tan and Seligman Ventures’ Umesh Padval Join the Board
- Security in the Quantum Era: From Cryptography to Trust — ICTK Introduces a Hardware Trust Foundation for the Quantum Era
- Imec demonstrates the first 3D implementation of a charge coupled device for AI memory applications
- AMI Announces a Shift-Left Initiative to De-Risk SoC Development for Arm Total Design in Collaboration with Arm and Synopsys