Study sees emergence of China's fabless industry
Study sees emergence of China's fabless industry
By George Leopold, EE Times
March 7, 2003 (2:32 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030307S0021
WASHINGTON China's "long march" to create a fabless IC infrastructure will require the rapid introduction of home-grown design technology with commercial IP, according to a new study of China's semiconductor industry. The survey of Chinese IC design companies by market researchers iSuppli Corp. (El Segundo, Calif.) concludes that after years of reliance on a “reverse engineering” design methodology, Chinese fabless companies have broken through in areas like smart card ICs, communications ASICs and even 32- and 64-bit CPUs. Other hurdles Chinese designers must overcome during the next phase of development include producing designs with quality comparable to its foreign rivals and lowering costs through the use of local and international fabs. Among the report's other findings: The report noted that China's membership in the World Trade Organization means there's no immediate need for integrated device manufacturers to move operations to China in order to reduce costs. However, the authors warn that overseas companies must continue to keep close tabs on intellectual property since some local fabless firms continue to reverse engineer products.
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Intel signs 7 out of top 10 fabless companies, sees 18A test chip
- Semiconductor industry sees revenue increase for the first time since 2021
- CEVA Wins Prestigious OFweek China Automotive Industry Award 2024
- Rambus invests $5 million in NurLogic, sees synergy in business models
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B