STMicro debuts RISC-based configurable SoC
Mark LaPedus
(02/07/2005 4:19 PM EST)
SAN FRANCISCO — At the International Solid State Circuits Conference (ISSCC), STMicroelectronics Inc. outlined a novel approach for configurable processors.
STMicroelectronics (Geneva) rolled out the XiSystem architecture, which is RISC-based system-on-a-chip (SoC) design with reconfigurable I/O modules.
"XiSystem is a XiRISC-based SoC that moves towards system-level configurability, providing user-defined applications-specific computing blocks and I/O interfaces, with no need to change silicon," according to STMicroelectronics.
Based on a 130-nm CMOS process, the XiRISC SoC features a double-datapath VLIW RISC processor. It is enhanced with a DSP-like function units and with a pipeline configurable data-path, called PiCoGa.
Related Semiconductor IP
- Generative AI Edge Processor
- AXI NoC Non-Coherent Mesh
- CXS c/d/Lite Verification IP
- USB OTG 2.0 with xHCI Verification IP
- DDR5 RDIMM Verification IP
Related News
- SuperH names executives at RISC chip venture between Hitachi and STMicro
- Lexra Debuts Lx4380: The Fastest Synthesizable 32-Bit Risc Core
- STMicro, Hitachi plan new company to develop RISC cores
- Hitachi, STMicro to develop 64-bit RISC for consumer apps
Latest News
- Agnisys and Axiomise Collaborate to Accelerate NoC Design and Formal Sign-off
- TSMC Reports Third Quarter EPS of NT$29.43
- ChipAgents Collaborates With NVIDIA to Launch Build-A-Chip-Bench for Autonomous Chip Design and Implementation
- Quintauris and Microchip Technology join forces to grow RISC-V® adoption
- BrainChip Launches Sequora: Edge AI That Doesn’t Just Recognize — It Understands and Responds