STMicro debuts RISC-based configurable SoC
Mark LaPedus
(02/07/2005 4:19 PM EST)
SAN FRANCISCO — At the International Solid State Circuits Conference (ISSCC), STMicroelectronics Inc. outlined a novel approach for configurable processors.
STMicroelectronics (Geneva) rolled out the XiSystem architecture, which is RISC-based system-on-a-chip (SoC) design with reconfigurable I/O modules.
"XiSystem is a XiRISC-based SoC that moves towards system-level configurability, providing user-defined applications-specific computing blocks and I/O interfaces, with no need to change silicon," according to STMicroelectronics.
Based on a 130-nm CMOS process, the XiRISC SoC features a double-datapath VLIW RISC processor. It is enhanced with a DSP-like function units and with a pipeline configurable data-path, called PiCoGa.
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- SuperH names executives at RISC chip venture between Hitachi and STMicro
- Lexra Debuts Lx4380: The Fastest Synthesizable 32-Bit Risc Core
- STMicro, Hitachi plan new company to develop RISC cores
- Hitachi, STMicro to develop 64-bit RISC for consumer apps
Latest News
- Kandou AI Selects Baya Systems to Power Its Attack on the AI Memory Wall
- Arteris Expands Partnership with Arm to Accelerate Semiconductor Cybersecurity
- OpenTitan Earl Grey 2 to support CHERI and PQC
- TSMC June 2026 Revenue Report
- Quadric Extends Series C to $46M with Second Close led by World Bank's IFC