STMicro debuts RISC-based configurable SoC
Mark LaPedus
(02/07/2005 4:19 PM EST)
SAN FRANCISCO — At the International Solid State Circuits Conference (ISSCC), STMicroelectronics Inc. outlined a novel approach for configurable processors.
STMicroelectronics (Geneva) rolled out the XiSystem architecture, which is RISC-based system-on-a-chip (SoC) design with reconfigurable I/O modules.
"XiSystem is a XiRISC-based SoC that moves towards system-level configurability, providing user-defined applications-specific computing blocks and I/O interfaces, with no need to change silicon," according to STMicroelectronics.
Based on a 130-nm CMOS process, the XiRISC SoC features a double-datapath VLIW RISC processor. It is enhanced with a DSP-like function units and with a pipeline configurable data-path, called PiCoGa.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- SuperH names executives at RISC chip venture between Hitachi and STMicro
- Lexra Debuts Lx4380: The Fastest Synthesizable 32-Bit Risc Core
- STMicro, Hitachi plan new company to develop RISC cores
- Hitachi, STMicro to develop 64-bit RISC for consumer apps
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer