Startup Maps AI into Flash Array
Mythic preps low-power inference processor
Rick Merritt, EETimes
5/16/2018 02:01 AM EDT
AUSTIN, Texas — Wedged between a coffee shop and a hair salon in a gentrifying suburb here, a couple dozen engineers are exploring a new direction in computing. Startup Mythic aims to map neural networks into NOR memory arrays, calculating and storing results in ways that shave power consumption by perhaps two orders of magnitude.
If it works, the startup could leapfrog digital processors and cores from the likes of Intel, established IP providers, and a handful of well-heeled startups in China. They all aim to fill sockets in next-generation surveillance cameras, drones, factory gear — all sorts of embedded systems trying to hop on the bandwagon to artificial intelligence, including someday self-driving cars.
“We had known from grad school that mixed-signal processing was a great fit for this app,” said David Fick, who launched the company with a colleague at the University of Michigan. “You need to store a lot of weights and flash memory with its adjustable threshold voltage — every transistor is very appealing.”
To read the full article, click here
Related Semiconductor IP
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
Related News
- Unity Semiconductor, a Non-Volatile Memory Products Start-up, Exits Stealth Mode; World's First R/W Cross-Point Memory Array Requires No Transistor in Memory Cell
- NVIDIA and TSMC Bring AI Into Fabs to Advance Semiconductor Design and Manufacturing
- NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
- Startup Ricursive to Create an End-to-End AI Model for Chip Design
Latest News
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development Through Virtual Platform Modeling
- RaiderChip’s Edge NPU reaches more than 50 Generative AI Models with the addition of Qwen3.8-27B