ST decides to import CMOS, change Crolles function
Peter Clarke, EE Times
(01/25/2007 9:15 AM EST)
LONDON — Carlo Bozotti, chief executive officer of STMicroelectronics NV, told analysts Wednesday (Jan. 24) that ST would align with "industry leaders" to obtain a 32-nm CMOS process for use in its wafer fabs and as a platform for specialized extensions.
Bozotti did not say who would provide ST with its 32-nm CMOS platform but said: "It is obvious we have alternatives."
At present ST is aligned with leading foundry, Taiwan Semiconductor Manufacturing Co. Ltd. which is an associate partner to ST, Freescale Semiconductor Inc. and NXP BV in the Crolles2 R&D alliance.
Speaking during a conference call for analysts Bozotti said that the Crolles2 Alliance would complete the development of 45-nm CMOS process technology during 2007 but there would then be a "discontinuation" in the role of the Crolles development center and pilot fab.
(01/25/2007 9:15 AM EST)
LONDON — Carlo Bozotti, chief executive officer of STMicroelectronics NV, told analysts Wednesday (Jan. 24) that ST would align with "industry leaders" to obtain a 32-nm CMOS process for use in its wafer fabs and as a platform for specialized extensions.
Bozotti did not say who would provide ST with its 32-nm CMOS platform but said: "It is obvious we have alternatives."
At present ST is aligned with leading foundry, Taiwan Semiconductor Manufacturing Co. Ltd. which is an associate partner to ST, Freescale Semiconductor Inc. and NXP BV in the Crolles2 R&D alliance.
Speaking during a conference call for analysts Bozotti said that the Crolles2 Alliance would complete the development of 45-nm CMOS process technology during 2007 but there would then be a "discontinuation" in the role of the Crolles development center and pilot fab.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Rambus plans U.S. suit against Hyundai, asks for change of venue
- Aldec Provides Xilinx® Foundation Series[tm] Users a Seamless Schematic Import and Design Reuse Option
- Design reuse requires culture change, IP developers say
- ST takes stake in 8x8 in exchange for VoIP, DSP core license
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers