SMIC to Report Tunnel-FET Extension to CMOS
Peter Clarke, EETimes
10/9/2015 09:14 AM EDT
Because of the low voltage operation, SMIC (Shanghai, China) is declaring that the platform has potential for ultra low-power applications such as the Internet of Things (IoT).
The details are due to be revealed at the upcoming International Electron Devices Meeting (IEDM) scheduled to take place at the Washington D.C. Hilton Hotel from December 7 to 9, 2015.
Although the minimum geometry of the process is not revealed in the abstract of the paper, it is one of the more interesting IEDM papers because of suggestions that a TFET process could be relatively near to deployment. The paper was written by researchers from Peking University and SMIC.
To read the full article, click here
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- NVM FTP Trim SMIC 180nm G 3.3V
- NVM FTP Trim SMIC 110 G 3.3V
- MIPI RX PHY on SMIC 28nm
- MIPI RX controller on SMIC 28nm
Related News
- Cista Design Inc. Selects Kilopass OTP NVM for Next Generation CMOS Image Sensor on SMIC Independently Developed 130nm Back Side Illumination Technology Platform
- Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
- Cypress's SVTC Enables Cavendish Kinetics to Develop and Characterize Embedded Non-Volatile Memory Technology for Standard CMOS Processes
- Silicon & Software Systems (S3) Announces 90nm CMOS IP Licensing Agreement for Mobile TV Applications
Latest News
- GUC Collaborate with Wiwynn to Advance Silicon-to-System Infrastructure for Next-Generation Hyperscale AI
- Two Weebit Nano product customers tape-out; one already demonstrating a functional prototype
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device