Simple designs aren't easy, speaker says
Richard Goering, EE Times
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
- NVIDIA Joins the Windows on Arm Ecosystem, Driving Arm-Based AI Notebook Penetration to 34.2% by 2029, Says TrendForce
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- EDA vendors fall short on innovation, speaker says <!-- verification -->
Latest News
- ASYGN Revolutionizes Ultra-Low-Power Embedded AI with Its ColibryNPU Microcontroller
- Tampere University Joins OpenTitan Coalition to Advance RISC-V SoC Security and Open-Source Silicon Research
- Kandou AI to Open India Chip Design Headquarters in Hyderabad
- CAST Expands Functional Safety IP Line with ASIL B Ready SENT/SAE J2716 Receiver Core
- SkyeChip Advances Custom Interface IP Engagement with Cerebras for Wafer-Scale AI Platforms