Simple designs aren't easy, speaker says
Richard Goering, EE Times
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
(03/28/2006 8:45 PM EST)
SAN JOSE, Calif. — The best designs are simple designs, and the key to successful silicon intellectual property (IP) design is keeping code simple, said Synopsys fellow Michael Keating at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday (March 28). But that's a complicated matter, he said.
"Ultimately, the quality of a design depends on the simplicity of its execution," Keating said. "The art of design is the art of making the complex appear very simple."
Keating outlined two "basic rules of design" that he said are often violated in practice. One is that if it's not tested, it's broken. Another is that if it's not simple, it will never work.
Keating does IP development work at Synopsys, and during the past year he decided to work on some test chips to implement IP, similar to what customers would do. It was an "eye opening experience," he said.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
- Jmem Tek Joins the Intel Foundry Accelerator Ecosystem Alliance Program, Enabling JPUF and Post-Quantum Security Designs
- Faraday Highlights 40nm SONOS eNVM as NOR Flash Alternative for MCU Designs
- EDA vendors fall short on innovation, speaker says <!-- verification -->
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer