Silicon Image Selects Denali's Verification IP Products for Development Efforts
Denali's PureSpec Product Used by Silicon Image to Verify Interoperability
PALO ALTO, Calif., January 24, 2006 -- Denali today announced that it's PureSpec™ verification intellectual property (IP) product has been selected by Silicon Image, Inc. for use in its verification efforts. Silicon Image Inc. is a leader in the secure distribution, presentation and storage of high-definition content. Silicon Image creates and drives industry standards for digital content delivery such as DVI, HDMI and SATA and offers robust, high-bandwidth semiconductors in the global PC/display, consumer electronics and storage arenas based on its innovative digital interconnect technology and has become one of the top ten IP licensing vendors in the world.
"We are pleased to have selected Denali's PureSpec verification product. Denali continues to be a key innovator with tools and technology for interface modeling and interoperability verification," affirms Rob Tobias, Director of IP Marketing at Silicon Image. Adds David Lin, vice president of product marketing Denali: "Our role is to provide industry leaders such as Silicon Image with verification IP solutions that enable the deployment of standard interfaces. An effective solution includes robust modeling and verification, as well as technology to address interoperability. We've accomplished this with PureSpec and MMAV, which are now the most widely used verification IP solution for memory and other industry-standard interfaces such as PCI Express, USB, and SATA.
About PureSpec
PureSpec verification IP is the most widely used product for verifying functionality, compliance and interoperability of standard interfaces at the pre-silicon stage of chip or IP core development. PureSpec verification IP includes a configurable bus functional model (BFM), protocol monitor, and complete assertion library for all components in the topology, including the host and one or multiple devices. Composite configurations by port and function are also supported.
PureSpec additionally provides a sophisticated data generation engine to help drive defined, pseudo-random bus traffic at all layers. Injected errors and error conditions are flagged and recovered according to specifications. The highly integrated nature of PureSpec model behavior and its data generation engine enables a sophisticated context-sensitive data generation approach to test plan execution. This enables direct translation from test plan definition to implementation, accelerating the verification task and productivity. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design.
PureSpec supports a number of standard interfaces, including: PCI Express, Advanced Switching Interconnect, AMBA, USB2.0, USB OTG, Ethernet, Serial ATA, and CE-ATA.
PureSpec is available for evaluation at: http://www.denali.com/purespec
About Denali
Denali Software Inc. is the world's leading provider of Electronic Design Automation (EDA) and Intellectual Property (IP) products for design and verification of semiconductor chip interfaces. Denali's Databahn™ and Dataplex™ IP products provide control and optimal data throughput for external DRAM and Flash memory devices. The PureSpec™ and MMAV™ verification IP products support all standard interfaces, including DRAM, Flash, PCI Express, ASI, AMBA, USB, Ethernet, Serial ATA, and CE-ATA. Denali's Blueprint product provides complete solution for on-chip register design and management. For more information, visit Denali at http://www.denali.com, call (650) 461-7200 or email info@denali.com.
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Mixel Silicon-Proven MIPI IP Integrated Into ams OSRAM Mira Image Sensor Family Products Enabling Rapid Development of New Systems
- Truechip Introduces Automation Products - NoC Verification and NoC Performance - for Revolutionizing the Verification Spectrum
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer