TSMC's R&D chief sees 10 years of scaling
DylanMcGrath, EETimes
10/25/2011 2:45 PM EDT
Beyond 7-nm, the most pressing challenges to continued scaling will come from economics, not technology, Chiang said in a keynote address at the ARM TechCon event here Tuesday (Oct. 25).
To read the full article, click here
Related Semiconductor IP
- Dual Channel 8b D/A Converter - TSMC T40ULP
- Dual Channel 12b D/A Converter - TSMC T40ULP+ESF3
- 8bit D/A Converter - TSMC 22nm ULP
- 12bit 2MSps A/D Converter - TSMC T22ULP
- TSMC 2nm 1V2 GPIO
Related News
- Solutions to CMOS scaling limits are appearing, conference hears
- AVR32-based SoC Offers High Throughput Solution for Compute-intensive Embedded Control Applications; Combines Two Ethernet MACs, 480 Mbps USB with On-chip PHY, LCD Controller with High throughput CPU, Dynamic Frequency Scaling
- Intel's Bohr sees at least 10 more years of scaling
- EDA vendors cashing in on move to FinFETs
Latest News
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution
- StarIC Appoints Dr. Masum Hossain as Chief Technology Officer
- Andes Technology Empowers RISC-V Developers with Its New Streamlined IDE, RVBuilder