TSMC's R&D chief sees 10 years of scaling
DylanMcGrath, EETimes
10/25/2011 2:45 PM EDT
Beyond 7-nm, the most pressing challenges to continued scaling will come from economics, not technology, Chiang said in a keynote address at the ARM TechCon event here Tuesday (Oct. 25).
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Solutions to CMOS scaling limits are appearing, conference hears
- AVR32-based SoC Offers High Throughput Solution for Compute-intensive Embedded Control Applications; Combines Two Ethernet MACs, 480 Mbps USB with On-chip PHY, LCD Controller with High throughput CPU, Dynamic Frequency Scaling
- Intel's Bohr sees at least 10 more years of scaling
- EDA vendors cashing in on move to FinFETs
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools