Analog Bits Announces New Family of Secure IP Subsystems
Secure Sensors, Secure SERDES and Secure Clocking with Clock-less Oscillators
Sunnyvale, CA -- October 1, 2013 – Analog Bits (www.analogbits.com), the leading supplier of mixed-signal IP (Intellectual Property), today revealed a new family of semiconductor IP products to increase on-chip security. These products will reduce vulnerability to malicious attacks by incorporating crystal-less oscillator technology, on-die sensors, real-time loggers and other unique features.
In a presentation at TSMC’s 2013 Open Innovation Platform (OIP) Ecosystem Forum, the President and CTO of Analog Bits, Alan Rogers, explains: “Security concerns are an issue for us all. Hacking into a game consoleor TV might mean people secretly watching you at home. Hacking a phone can mean getting access to credit card information. As more devices connect to the network, the number of possible points of attack goes up – along with the need for semiconductor solutions. One way that devices are attacked is through manipulating their clock. Another approach is by manipulating a chip’s voltage. By incorporating crystal-less oscillators, sensors logs and other secret features into the chip design, these attacks can be thwarted.”
Speaking from their booth at OIP, Mahesh Tirupattur, Analog Bits Executive Vice President commented, “This new family of products is a direct response to our customers’ requests because they see security as important. As a result, we’ve created three packages or subsystems to deal with marketneeds. Secure Clocking will inhibit and track clock-related attacks. Secure SERDES creates a virtual barrier around the serial I/O. Secure Sensors isolate the clock while monitoring changes in voltage that could cause partial reset conditions. These and other more proprietary features provide a strong resistance to hardware attacks.”
Analog Bits is demonstrating these and other new technologies at TSMC’s 2013 OIP Ecosystem Forum in Santa Clara, CA.
Analog Bits delivers industry-leading, mixed signal IP solutions. The current product portfolio includesenergy-efficient and low-area SERDES, PVT sensors, ultralow-jitter clocks, memory interfaces and I/O’s, available onevery mainstream manufacturing process. Customers’applications span a wide range including: smart phones,tablets, energy-efficient servers and telecommunications equipment - all leveraging Analog Bits’ highly differentiated IP products.
To learn more about Analog Bits’ broad range of low-power, mixed-signal IP products including our differentiating SERDESIP, visit www.analogbits.com
About Analog Bits
Founded in 1995, Analog Bits, Inc. is the leading supplier of mixed-signal IP witha reputation for easy and reliable integration into advancedSOCs. Our products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/Os as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35- micron to 20-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
Related Semiconductor IP
- SerDes
- 1.25G - 12.5G SERDES
- Multiprotocol SerDes PMA
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related News
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- Tiempo Secure in collaboration with CEA makes the Internet of Things more resilient with French Government support
- Menta and Secure-IC Partnership Expands to Provide the Most Secure eFPGA IP Available
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools