Rockwell seeks 50 percent design cycle reduction
Richard Goering, EE Times
(03/15/2007 12:10 AM EDT)
SAN JOSE, Calif. — Avionics electronics firm Rockwell Collins has initiated a five-year effort to cut its engineering cycle time by 50 percent, according to Linda Snow-Solum, senior director of enterprise infrastructure management at that company. In a presentation Wednesday (March 14), she outlined Rockwell's drive to integrate tools and processes at the enterprise level.
Snow-Solum was a speaker in the management track at the Mentor Graphics User-to-User conference. She discussed how Rockwell Collins is centralizing its tool selection and support, reducing engineering handoffs, cutting schematic development time, and using an internally developed "peer review" tool.
(03/15/2007 12:10 AM EDT)
SAN JOSE, Calif. — Avionics electronics firm Rockwell Collins has initiated a five-year effort to cut its engineering cycle time by 50 percent, according to Linda Snow-Solum, senior director of enterprise infrastructure management at that company. In a presentation Wednesday (March 14), she outlined Rockwell's drive to integrate tools and processes at the enterprise level.
Snow-Solum was a speaker in the management track at the Mentor Graphics User-to-User conference. She discussed how Rockwell Collins is centralizing its tool selection and support, reducing engineering handoffs, cutting schematic development time, and using an internally developed "peer review" tool.
To read the full article, click here
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related News
- Synopsys Collaborates with GLOBALFOUNDRIES to Deliver Up to 50 Percent Power Reduction for Designs Using the 22FDX Platform
- Xilinx Planahead v2.2 Tool Delivers Up To 2X Performance Boost And 50% Design Cycle Reduction For Virtex-4 FPGAs
- Cadence Introduces Indago Debug Platform, Improving Debugging Productivity by up to 50 Percent
- Fuji Xerox Reduces Silicon Area by More than 50 Percent Using Synopsys ASIP Designer
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer