RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
By Anton Shilov, EETimes (January 13, 2025)
—Second in a three-part series. You can read the first article here
While there are hundreds of companies that adopt Arm technology, not many of them develop their own custom cores. Something similar will likely happen in the case of RISC-V: companies that need a very specific core and control of their firmware and software stack will be more inclined to design a core from scratch.
For example, Seagate and Western Digital use custom RISC-V cores for their storage controllers. Companies that need to run a lot of off-the-shelf software will prefer off-the-shelf cores or even Arm or x86 CPUs.
“Designing your own core can make sense in certain niche/edge cases,” Ian Ferguson, senior director at SiFive, told EE Times. “At a high level, this is driven by whether you need to customize instructions or have a specific design to own the entire software stack for competitive differentiation reasons.”
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- StarFive and LECARC Forge Partnership to Co-Develop RISC-V Server CPUs and Seize New Opportunities in the Agentic AI Era
- NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
- Axelera AI and Andes Technology Partner to Power Next-Generation “Europa” AI Platform with High-Performance RISC-V AX65 Cores
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026