Axelera AI and Andes Technology Partner to Power Next-Generation “Europa” AI Platform with High-Performance RISC-V AX65 Cores
EINDHOVEN, Netherlands & HSINCHU, Taiwan — June 1, 2026 — Axelera AI, the leading provider of high-performance, ultra-efficient edge AI solutions, and Andes Technology (TWSE: 6533), a premier supplier of high-efficiency 32/64-bit RISC-V processor cores, today announced a strategic partnership. Axelera AI has integrated the AndesCore™ AX65 Out-of-Order RISC-V processor into its newly unveiled Europa AI Processing Unit (AIPU) to provide a powerful, open-standard foundation for next-generation computer vision and generative AI at the edge.
As AI models—particularly Large Language Models (LLMs) and high-resolution vision transformers—move from data centers to edge environments, the need for a balanced architecture of high-performance control and specialized AI acceleration has reached a critical point. The Europa platform addresses this by combining Axelera’s proprietary Digital In-Memory Compute (D-IMC) technology with the sophisticated control capabilities of the Andes AX65. With 629 TOPS and integrated pre- and post-processing, Europa extends AI capabilities to edge servers and unlocks AI applications that more compact devices can’t handle. It consolidates workloads across facilities, deploys robotics and autonomous systems, and runs complex models locally without datacenter infrastructure.
The Synergy: D-IMC Meets Out-of-Order RISC-V
The Europa AIPU delivers a staggering 629 TOPS of peak performance. While Axelera’s D-IMC cores handle 99% of the heavy lifting for neural network inference, the AndesCore™ AX65 serves as the primary “brain” of the chip.
Key benefits of this integration include:
- Advanced Control Flow: The AX65’s 13-stage, 4-wide out-of-order execution can handle multiple complex pre- and post-processing tasks in parallel, such as frame management and result formatting, with significantly lower latency than traditional in-order cores.
- Linux-Ready Performance: Compliant with the RVA22 profile, the AX65 provides the robust architectural features required to run full Linux distributions, simplifying software deployment for developers.
- Power Efficiency: By leveraging the AX65’s superior performance-per-watt, Europa maintains its market-leading efficiency, delivering up to 3x the performance-per-watt of legacy GPU-based solutions.
“The integration of the Andes AX65 into our Europa architecture marks a significant milestone in our mission to democratize AI,” said Giuseppe Garcea, Director of Silicon & Co-founder of Axelera AI. “By pairing our disruptive D-IMC technology with Andes’ world-class RISC-V expertise, we are providing our customers with a platform that is not only incredibly fast but also highly flexible and easy to program.”
“We are thrilled to see our high-performance AX65 core at the heart of Axelera AI’s groundbreaking Europa processor,” said Dr. Charlie Su, President and CTO of Andes Technology. “The AX65 was designed to meet the rigorous demands of infrastructure and high-end AI SoCs. This partnership demonstrates how the RISC-V ecosystem is now capable of competing at the highest levels of performance, enabling a new era of edge intelligence.”
Availability
The Europa AIPU, featuring the AndesCore™ AX65, is currently sampling to lead customers.
About Axelera AI
Axelera AI is delivering the world’s most powerful and advanced solutions for AI at the edge. Its game-changing hardware and software products integrate into a variety of edge devices, from small industrial modules to high-density servers, enabling the most advanced AI applications. Headquartered in Eindhoven, The Netherlands, Axelera AI has a global team of experts in AI, semiconductors, and software.
About Andes Technology
As a Founding Premier member of RISC-V International and a leader in commercial CPU IP, Andes Technology (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099) is driving the global adoption of RISC-V. Andes’ extensive RISC-V Processor IP portfolio spans from ultra-efficient 32-bit CPUs to high-performance 64-bit Out-of-Order multiprocessor coherent clusters. With advanced vector processing, DSP capabilities, the powerful Andes Automated Custom Extension (ACE) framework, end-to-end AI hardware/software stack, ISO 26262 certification with full compliance, and a robust software ecosystem, Andes unlocks the full potential of RISC-V, empowering customers to accelerate innovation across AI, automotive, communications, consumer electronics, data centers, and mobile devices. Over 20 billion Andes-powered SoCs are driving innovations globally. Discover more at www.andestech.com.
Related Semiconductor IP
- Superscalar Out-of-Order Execution Multicore Cluster
- 64-Bit 8-stage superscalar RISC-V processor
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCN
- Compact High-Speed 32-bit CPU Core with DSP
- Configurable CPU tailored precisely to your needs
Related News
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
- 10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores
- When Arm Meets RISC-V: SiPearl, Semidynamics to Co-Develop Sovereign AI Platform
- Axelera® AI Adds Kudelski Labs’ Security IP to Europa® Chip to Enable Secure, High-Performance Edge AI
Latest News
- Siemens and Samsung Foundry strengthen collaboration to advance silicon design enablement
- Axelera AI and Andes Technology Partner to Power Next-Generation “Europa” AI Platform with High-Performance RISC-V AX65 Cores
- Cadence Unveils Industry’s First Fully Autonomous Virtual Engineer for Chip Design, powered by NVIDIA
- Arasan Chip Systems Announces Industry's First Sureboot™ Total 16-bit xSPI + PSRAM IP Solution
- Synopsys Advances Power and Performance for AI and Multi-Die Designs on Latest Samsung Foundry Processes at SAFE Forum 2026