Andes Technology has shut down Condor Computing
Condor flies no more
How an Austin start-up set out to push RISC-V into the data center but fell short.
By David Harold, John Peddie Reasearch
Andes Technology has shut down Condor Computing. Condor had been intended to push Andes into data-center-class RISC-V with an RVA23-based licensable core built around an unconventional time-based scheduling architecture. The IP now returns to Andes. The closure is a setback for Andes’ high-end ambitions and for RISC-V’s effort to establish credible alternatives to Arm and x86 in the data center.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 32-bit 8-stage superscalar processor that supports RISC-V specification, including GCNP and Linux
- 64-Bit 8-stage superscalar RISC-V processor
- Compact High-Speed 32-bit CPU for Real-time and Linux Applications
- Compact High-Speed 64-bit CPU for Real-time and Linux Applications
Related News
- Andes Technology Advances High-Performance RISC-V Strategy with U.S.-based Design Center: Condor Computing
- Andes Technology Corp. Announces Its RISC-V CPU IP Serves as the Computing Engine in the New Renesas R9A02G020 MCU ASSP
- Andes Technology and TetraMem Collaborate to Build Groundbreaking AI Accelerator Chip with Analog In-Memory Computing
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
Latest News
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP
- Andes Technology has shut down Condor Computing
- TIER IV joins JST’s Next-Generation Edge AI Semiconductor R&D Program to open-source AI chip designs for autonomous driving
- BrainChip Partners With Orama.AOI For AI-Fueled Defect Detection
- PUFsecurity, subsidiary of eMemory, Advances Hardware-anchored Trust for AI Infrastructure at OCP APAC 2026