One on One with RISC-V CTO Mark Himelstein
By Nitin Dahad, EETimes (August 7, 2020)
The organization also hired a full-time chief technology officer, Mark Himelstein, in June 2020. We caught up with him in an online interview last month to talk about his role, challenges, if any, to widespread adoption of RISC-V, and about the effect of geo-politics.
To read the full article, click here
Related Semiconductor IP
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Tiny, Ultra-Low-Power Embedded RISC-V Processor
Related News
- The CTO interview: with Ivo Bolsens of Xilinx
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- Andy Nightingale, VP of Product Marketing at Arteris – Interview Series
- Phison Selects Andes RISC-V Cores for its First aiDAPTIV+ AI Solution, Marking a Major Milestone in AI Architecture
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer