One on One with RISC-V CTO Mark Himelstein
By Nitin Dahad, EETimes (August 7, 2020)
The organization also hired a full-time chief technology officer, Mark Himelstein, in June 2020. We caught up with him in an online interview last month to talk about his role, challenges, if any, to widespread adoption of RISC-V, and about the effect of geo-politics.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- The CTO interview: with Ivo Bolsens of Xilinx
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark
- Andy Nightingale, VP of Product Marketing at Arteris – Interview Series
Latest News
- BrainChip and Neuromorphyx Announce an AKD1500 Embedded Developer Board, Bringing Neuromorphic AI to the Embedded Engineering Community
- M31 Reports Nearly Fourfold Growth in Advanced-Node Royalties as Long-Term Investments Begin to Bear Fruit
- Andes Technology’s D23-SE RISC-V Processor Achieves ISO 26262 ASIL‑B and ASIL‑D Certification for Functional Safety Applications
- Openchip unveils BER10: Europe’s new sovereign chip is here
- SEMIFIVE Accelerates Growth with 97% YoY Revenue Surge in H1 2026, Powered by ASIC Turnkey, Mass Production, and IP