One on One with RISC-V CTO Mark Himelstein
By Nitin Dahad, EETimes (August 7, 2020)
The organization also hired a full-time chief technology officer, Mark Himelstein, in June 2020. We caught up with him in an online interview last month to talk about his role, challenges, if any, to widespread adoption of RISC-V, and about the effect of geo-politics.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
Related News
- The CTO interview: with Ivo Bolsens of Xilinx
- Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark
- Andy Nightingale, VP of Product Marketing at Arteris – Interview Series
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification