Interview: Harry Luan, Kilopass' CTO and VP of R&D, Addresses SoC Design Challenges
Harry Luan, Kilopass’ chief technology officer and vice president of R&D, has been a key member of the Kilopass team since its inception in 2002. He is an expert in CMOS/non-volatile memory (NVM) device physics, modeling, optimization and characterization for technology development, yield enhancement and failure analysis.
Writing in the Journal of VLSI Signal Processing Systems, authors Yen-Kuang Chen and S. Y. Kung, in their article, “Trend and Challenge on System-on-a-Chip Designs,” made the following observation. “By using existing and high-performance IP, SoC designers not only can save time and resources, but also can create a mind-blowing solution that users want… Furthermore, to sell silicon in today’s business environment, semiconductor companies must minimize risk and shorten time-to-market for their customers.”
According to Harry, as process geometries continue to shrink to 28-nm now and 20-nm and below coming soon, system-on-chip (SoC) designs are increasing in size. This is creating increased demand for intellectual property (IP), especially since memory can comprise more than 50 percent of anSoC’s silicon area. Harry’s looked closely at the challenges facing SoC designers and how IP vendors are helping to overcome some of them.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- NVM OTP XBC TSMC N7 1.8V
- NVM OTP XBC TSMC N6 1.8V
- NVM OTP XBC TSMC N5A 1.2V Automotive Grade 1 with Functional Safety
- NVM OTP XBC TSMC N5 1.2V
Related News
- Kilopass Executive Harry Luan is Promoted to CTO
- The CTO interview: with Ivo Bolsens of Xilinx
- No new CTO for ARC, more emphasis on software
- Interview: John Bourgoin, chairman and CEO of MIPS Technologies
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA