Reconfigurable cores boost processor power
Clive Maxfield, EE Times
(02/20/2006 10:00 AM EST)
The first commercial microprocessor, Intel's 4004, debuted in 1971 with 2,300 transistors, a 108-kHz system clock and a 4-bit bus. Since then, chip architects have increased the computational performance and throughput of the 4004's successors by increasing the transistor count, the data bus width or the clock speed, and by introducing such execution-related tweaks as pipelining and speculative execution.
But as those traditional techniques run out of steam, microprocessor and system designers are breaking out of the mold and crafting architectures that combine multiple processing cores combined with reconfigurable computing techniques.
Applications often drive the type of solution. For example, an FPGA may perform certain DSP tasks very efficiently, but one typically wouldn't use one as the main processing element in a desktop computer. Similarly, Intel and AMD processors are applicable to a wide variety of computing applications, but you wouldn't expect to find one powering a cell phone.
(02/20/2006 10:00 AM EST)
The first commercial microprocessor, Intel's 4004, debuted in 1971 with 2,300 transistors, a 108-kHz system clock and a 4-bit bus. Since then, chip architects have increased the computational performance and throughput of the 4004's successors by increasing the transistor count, the data bus width or the clock speed, and by introducing such execution-related tweaks as pipelining and speculative execution.
But as those traditional techniques run out of steam, microprocessor and system designers are breaking out of the mold and crafting architectures that combine multiple processing cores combined with reconfigurable computing techniques.
Applications often drive the type of solution. For example, an FPGA may perform certain DSP tasks very efficiently, but one typically wouldn't use one as the main processing element in a desktop computer. Similarly, Intel and AMD processors are applicable to a wide variety of computing applications, but you wouldn't expect to find one powering a cell phone.
To read the full article, click here
Related Semiconductor IP
- Ultra-low jitter, low-power ring-oscillator-based PLL-3GHz-4GHz
- Image Warping IP
- Image Warping IP
- ML-KEM-X Post-Quantum Cryptography Core
- AXI5 to/from AXI4 Bridge
Related News
- Unlock the Power of DisplayPort v1.4 Tx/Rx PHY and Controller IP Cores: Maximize the Potential of Your Next-Generation Products
- Ashling's RiscFree™ SDK Now Supports RISC-V® Processor Cores from CAST
- Andes Technology Unveils Andes D23 and N225 Cores Pioneering the Next Generation of Compact, Performant, and Secure RISC-V Processor Technology
- Sophgo Licenses SiFive RISC-V Processor Cores to Drive High-Performance AI Computing Innovation
Latest News
- ESD Alliance Reports Electronic System Design Industry Posts $5.7 Billion in Revenue in Q1 2026
- New JEDEC® SPHBM4 Standard Enables HBM4-Class Bandwidth on Organic Substrates
- INCIRT Announces Availability of Its PLL Series in the GlobalFoundries (GF) GlobalSolutions™ Ecosystem
- Imec and Diraq demonstrate first coherent operation of eight silicon MOS spin qubits fabricated in a 300mm CMOS-compatible foundry process
- RISC-V Is Inevitable, State of the Union Keynote Argues