Qualcomm defines format for 3-D chip stress
Rick Merritt, EETimes
9/22/2010 5:24 PM EDT
"We think industry needs to get together on this, everyone needs this enablement—we'll compete on other things," said Mark Nakamoto, a Qualcomm engineer.
To read the full article, click here
Related Semiconductor IP
- UALink PHY + Controller
- General Purpose Low-Dropout (LDO) - TSMC
- Camera Post-Processing IP
- DC-DC Split-Pi Boost-Buck Converter
- Deep learning accelerator
Related News
- Qualcomm and Himax Technologies Jointly Announce High Resolution 3D Depth Sensing Solution
- Foundry model under stress
- 3D Graphics on Xilinx ZC702 Board
- Xilinx Ships World's First Heterogeneous 3D FPGA
Latest News
- TAKUMI starts licensing new Warping IPs “TW270” and “TW290”
- Quintauris Announces Planned Leadership Transition
- CAST Licenses TCP/IP Hardware Stack Core for Keysight FieldFox Handheld Spectrum Analyzers
- Global Semiconductor Sales Increase 9.2% Month-to-Month in May
- «Made in Germany» Security Chip Serves as a Root of Trust for Connected Devices