proteanTecs Announces Silicon-Proven IP on TSMC's Advanced N2P Process
2nm IP availability delivers full end-to-end analytics, accelerates time-to-market, reduces power, and ensures future readiness
HAIFA, Israel -- September 24, 2025 -- proteanTecs®, a global leader in advanced analytics for semiconductor health and performance monitoring, today announced the successful silicon-proven validation of its innovative IP-based health and performance monitoring technology at TSMC’s industry-leading 2nm (N2P) process node. The company is a member of the TSMC IP Alliance Program, a key component of TSMC's Open Innovation Platform® (OIP). This achievement marks a significant step forward, reinforcing proteanTecs' commitment to delivering cutting-edge technology solutions for TSMC’s advanced processes.
Silicon-Proven Milestone Achieved
proteanTecs Hardware Monitoring System has been integrated into a customer test chip, targeted to high-performance markets. Silicon samples have been delivered and extensive bring-up and characterization processes confirm that the IP performance fully meets all targeted specifications, demonstrating immediate applicability for high-volume.
“Achieving silicon-proven status at 2nm process underscores our leadership in providing the semiconductor industry with essential analytics and monitoring solutions," said Evelyn Landman, chief technology officer, at proteanTecs. “Our close collaboration with TSMC enables us to support our mutual customers effectively, empowering them with critical insights and robust technology solutions for their projects that leverage TSMC’s advanced process technology."
Leveraging proteanTecs' proprietary Hardware Monitoring System and software applications, customers benefit from enhanced visibility throughout the whole value chain, from production to the field. This integration allows semiconductor and system manufacturers to significantly accelerate their time-to-market, improve power efficiency, and reduce overall costs and risks associated with complex chip development and production. Service providers gain predictive reliability monitoring, dynamic power reduction and advanced diagnostics, with a feedback loop for continuous improvement.
Ready for Customer Production on TSMC N2P and Optimized for Nanosheet Technology
proteanTecs’ Hardware Monitoring System, which includes Agents, Sensors, control and connectivity infrastructure, is now also fully validated on TSMC N2P process and ready for immediate customer adoption, already being deployed to leading early adopters. Chipmakers targeting production designs on TSMC’s advanced N2P process can leverage this proven solution to meet stringent market demands for reliability, efficiency, and rapid innovation in high compute markets such as AI, Cloud, Mobile, Automotive and Telecommunications.
proteanTecs has also integrated its groundbreaking Local Voltage and Thermal Sensor (LVTS) technology, optimized specifically for the nanosheet structure of TSMC’s advanced 2nm technology. The LVTS technology provides a unique advantage, enabling future-ready semiconductor designs by delivering exceptional performance and accuracy, using only standard core transistors and power rails, a critical capability as the industry moves toward even more advanced manufacturing nodes.
About proteanTecs
proteanTecs is the leading provider of deep data analytics for advanced electronics monitoring. Trusted by global leaders in the datacenter, automotive, communications and mobile markets, the company provides system health and performance monitoring, from production to the field. By applying machine learning to novel data created by on-chip monitors, the company's deep data analytics solutions deliver unparalleled visibility and actionable insights - leading to new levels of quality and reliability. Founded in 2017 and backed by world-leading investors, the company is headquartered in Israel and has offices in the United States, India and Taiwan.
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
- Synopsys and TSMC Usher In Angstrom-Scale Designs with Certified EDA Flows on Advanced TSMC A16 and N2P Processes
Latest News
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors
- JEDEC® Publishes First Industry-Wide Silicon Photonics Reliability Standard for AI, Datacenter and Telecom Infrastructure
- Orthogone Technologies Launches Ultra-Low-Latency FPGA IP Portfolio for Multi-Industry Deterministic Networking
- TIER IV joins Arm Total Design for Physical AI to accelerate ready-to-use Autoware solutions through Open AD Kit
- SEMIFIVE Signs Turnkey Contract with Mobilint to Develop Robotics AI Chip Under 'K-On-Device AI Semiconductor' Program